代码搜索：Logic Analyzer
找到约 10,000 项符合「Logic Analyzer」的源代码
代码结果 10,000
www.eeworm.com/read/277838/10601343
vhw kkk.vhw
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2003 Xilinx, Inc.
-- All Right Reserved.
-----------------------------------------------------
www.eeworm.com/read/468128/6994173
vhd top_level.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity top_level is
Port ( clk50_in : in STD_LOGIC;
--user
btn : in STD_LOGI
www.eeworm.com/read/461789/7219862
timesim_vhw jj.timesim_vhw
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2003 Xilinx, Inc.
-- All Right Reserved.
-----------------------------------------------------
www.eeworm.com/read/461789/7220077
vhw jj.vhw
--------------------------------------------------------------------------------
-- Copyright (c) 1995-2003 Xilinx, Inc.
-- All Right Reserved.
-----------------------------------------------------
www.eeworm.com/read/447996/7542404
vhw tst_alu_2bit.vhw
-- G:\VIJAY_FPGA_LAB\ALU_2BIT
-- VHDL Test Bench created by
-- HDL Bencher 6.1i
-- Thu Mar 09 14:22:39 2006
--
-- Notes:
-- 1) This testbench has been automatically generated from
-- your Te
www.eeworm.com/read/447996/7542460
vhw alu_2bit.vhw
-- G:\VIJAY_FPGA_LAB\ALU_2BIT
-- VHDL Test Bench created by
-- HDL Bencher 6.1i
-- Sat Feb 18 09:35:47 2006
--
-- Notes:
-- 1) This testbench has been automatically generated from
-- your Te
www.eeworm.com/read/443250/7635390
vhd tb.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use std.textio.all;
entity TB_FltAdder is
end TB_FltAdder;
architecture TBA_FltAdde
www.eeworm.com/read/443250/7635425
vhd tb.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use std.textio.all;
entity TB_FltAdder is
end TB_FltAdder;
architecture TBA_FltAdde
www.eeworm.com/read/439955/7696655
vhd phy_adr_out.vhd
-------------------------------------------------------------------------------
-- Copyright (c) 2006 Xilinx, Inc.
-- This design is confidential and proprietary of Xilinx, All Rights Reserved.
---
www.eeworm.com/read/297458/8016421
vhd button_pio.vhd
--Legal Notice: (C)2006 Altera Corporation. All rights reserved. Your
--use of Altera Corporation's design tools, logic functions and other
--software and tools, and its AMPP partner logic functions,