代码搜索：DEMO_FPGA

找到约 41 项符合「DEMO_FPGA」的源代码

代码结果 41
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/464438/7158393

xco mem_infor.xco

# BEGIN Project Options SET flowvendor = Foundation_iSE SET vhdlsim = True SET verilogsim = True SET workingdirectory = e:\demo_fpga\tmp SET speedgrade = -6 SET simulationfiles = Behavioral SET asysym
·
www.eeworm.com/read/464438/7158521

prm top.prm

PROMGEN: Xilinx Prom Generator H.39 Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. promgen -w -p mcs -c FF -o E:\demo_fpga\bkram_demo_fpga//top.mcs -u 0 E:\DEMO_FPGA\demo_all.bit -x xc1
·
www.eeworm.com/read/464438/7158359

prj pepextractor.prj

work "e:\demo_fpga\digital_clk.vhd"
·
www.eeworm.com/read/464438/7158552

syr top_fpga_demo.syr

Release 7.1.01i - xst H.39 Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.00 / 1.78 s | Elapsed : 0.00 / 1.00 s --> Parameter xsthdpdir set
·
www.eeworm.com/read/464438/7158656

syr demo_all.syr

Release 7.1.01i - xst H.39 Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.00 / 1.96 s | Elapsed : 0.00 / 1.00 s --> Parameter xsthdpdir set
·
www.eeworm.com/read/327327/13085827

qmsg vga.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
·
www.eeworm.com/read/327327/13085848

qmsg prev_cmp_vga.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
·
www.eeworm.com/read/464438/7158372

ipf demo_fpga.ipf

JedecChain; FileRevision(JESDxxA); /* NoviceMode */ /* Active Mode PFF */ /* Mode BS */ /* Mode SS */ /* Mode SM */ /* Mode BSFILE */ /* Mode HW140 */ /* Supermode FileMode */ /* ConfigDevic
·
www.eeworm.com/read/464438/7158824

log __projnav.log

le "top_fpga_demo.bld"... NGDBUILD done. Project Navigator Auto-Make Log File ------------------------------------- Started process "Translate". Command Line: ngdbuild -intstyle ise -dd e
·
www.eeworm.com/read/464438/7158893

log automake.log

Started process "Synthesize". ========================================================================= * HDL Compilation * =================
·