代码搜索：ACTEL A3P060 PDF

找到约 10,000 项符合「ACTEL A3P060 PDF」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/409141/11345547

design2

stimulus.v1 // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. -v design.lib // Selected files from the Actel library for this exam
·
www.eeworm.com/read/409141/11345555

design1

stimulus.v // File "stimulus.v1" is the user's test bench. design.v // File "design.v" is the user's design after synthesis. -v design.lib // Selected files from the Actel library for this examp
·
www.eeworm.com/read/209899/15212017

htm 四大fpga供应商专家谈fpga设计诀窍.htm

杭州自由电子科技有限公司 // 技术文章
·
www.eeworm.com/read/140841/5780018

txt vhdlsyn.txt

pads.vhd pad_actel.vhd pad_actel_gen.vhd pad_atc18.vhd pad_atc18_gen.vhd pad_rhumc.vhd pad_rhumc_gen.vhd pad_xilinx.vhd pad_xilinx_gen.vhd pad_ihp25.vhd pad_ihp25_gen.vhd inpad.vhd iodpad.vhd iopad.vh
·
www.eeworm.com/read/301269/13862116

dat actel 7.1 license_any long key format.dat

# Actel 7.1 License in long key format # varified on 01-06-2006 # Hock PACKAGE AEALL1 actlmgrd 2004.400 COMPONENTS="Viewdraw Actel ActelACT-1Library ActelACT-2Library \ ActelACT-3Library Generic
·
www.eeworm.com/read/425249/10367124

log modelsim.log

# Reading C:/Libero/Model/tcl/vsim/pref.tcl # do run.do # ** Warning: (vlib-34) Library already exists at "../simulation/postsynth". # Modifying modelsim.ini # Model Technology ModelSim ACTEL vc
·
www.eeworm.com/read/143966/12826498

ini modelsim.ini

[Library] others = $MODEL_TECH/../modelsim.ini apa = $MODEL_TECH/../actel/vhdl/apa syncad_lib = C:\Libero\Designer/lib/actel/syncad_lib [vcom] VHDL93 = 1
·
www.eeworm.com/read/409884/11308322

srr pll_top.srr

#Build: Synplify 9.4A1, Build 169R, Jun 11 2008 #install: D:\Actel\Libero\Libero_v8.4\Synplify\synplify_94A1 #OS: 6.0 #Hostname: LUAIN-PC #Implementation: synthesis #Mon Nov 24 22:04:42 2008
·
www.eeworm.com/read/425249/10367129

ini modelsim.ini

[Library] others = $MODEL_TECH/../modelsim.ini apa = C:/Libero/Model/actel/VHDL/apa postsynth = ../simulation/postsynth presynth = ../simulation/presynth syncad_vhdl_lib = C:\Libero\Designer/lib/
·
www.eeworm.com/read/424889/10403213

log stdout.log

License checkout: synplify_pc Starting: e:\Libero\Synplify\Synplify_862H\bin\mbin\synplify.exe Install: e:\Libero\Synplify\Synplify_862H Date: Wed Mar 26 15:01:21 2008 Version:
·