ex_p2_19_adder.vhd

来自「This is the course for VHDL programming」· VHDL 代码 · 共 8 行

entity ADDER is
   port (A,B: in integer; C: out integer);
end ADDER;
architecture A1 of ADDER is
begin
   C <= A+B;
end A1;