dpsk.tan.rpt

来自「用vhdl语言实现2DPSK数字传输」· RPT 代码 · 共 250 行 · 第 1/5 页

Classic Timing Analyzer report for DPSK
Wed Oct 31 11:33:02 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk_50MHz'
  6. Clock Hold: 'clk_50MHz'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                              ; To                                                          ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; -1.386 ns                        ; reset                                                                             ; DPSK_shell:inst|LCM_pre:comb_12|key_buffer:comb_42|state.s2 ; --         ; clk_50MHz ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 35.313 ns                        ; DPSK_shell:inst|demodulate:comb_10|shift_detect:comb_4|my_shift_reg:comb_6|q[4]   ; dout                                                        ; clk_50MHz  ; --        ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.495 ns                        ; din_a2                                                                            ; dig_code_m[6]                                               ; --         ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 21.535 ns                        ; channel_choide_a                                                                  ; DPSK_shell:inst|pass_buffer:u5|out1                         ; --         ; clk_50MHz ; 0            ;