detect_high.flow.rpt

利用FPGA实现频率测试,基于VHDL实现,具有良好的测试性能可直接使用

Flow report for detect_high
Mon Jun 09 20:47:50 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Mon Jun 09 20:47:50 2008    ;
; Quartus II Version                 ; 6.0 Build 178 04/27/2006 SJ Full Version ;
; Revision Name                      ; detect_high                              ;
; Top-level Entity Name              ; detect_high                              ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C8Q208C8                              ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; Yes                                      ;
; Total logic elements               ; 56 / 8,256 ( < 1 % )                     ;
; Total registers                    ; 55                                       ;
; Total pins                         ; 30 / 138 ( 22 % )                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 165,888 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/09/2008 20:47:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; detect_high         ;
+-------------------+---------------------+


+--------------------------------------------------------------------+
; Flow Non-Default Global Settings                                   ;
+-----------------+-------+---------------+-------------+------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+-----------------+-------+---------------+-------------+------------+


+-------------------------------------+
; Flow Elapsed Time                   ;
+----------------------+--------------+
; Module Name          ; Elapsed Time ;
+----------------------+--------------+
; Analysis & Synthesis ; 00:00:07     ;
; Fitter               ; 00:00:14     ;
; Assembler            ; 00:00:01     ;
; Timing Analyzer      ; 00:00:02     ;
; Total                ; 00:00:24     ;
+----------------------+--------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off detect_high -c detect_high
quartus_fit --read_settings_files=off --write_settings_files=off detect_high -c detect_high
quartus_asm --read_settings_files=off --write_settings_files=off detect_high -c detect_high
quartus_tan --read_settings_files=off --write_settings_files=off detect_high -c detect_high --timing_analysis_only