asyn_fifo.sft

FPGA VERILOG 用DCFIFO实现 跨时钟域的数据传输

set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {asyn_fifo.vo asyn_fifo_v.sdo}}
}