fifo2.stx

来自「使用VHDL编程的异步FIFO程序 经调试可运行」· STX 代码 · 共 30 行

Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.13 s | Elapsed : 0.00 / 1.00 s
 
--> 
=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "async_cmp.v"
Module <async_cmp> compiled
Compiling source file "fifomem2.v"
Compiling source file "rptr_empty2.v"
Module <fifomem2> compiled
Module <rptr_empty2> compiled
Compiling source file "wptr_full2.v"
Module <wptr_full2> compiled
Compiling source file "fifo2.v"
Module <fifo2> compiled
No errors in compilation
Analysis of file <fifo2.prj> succeeded.
 
CPU : 0.03 / 0.16 s | Elapsed : 0.00 / 1.00 s
 
--> 

Total memory usage is 46972 kilobytes