top.fse

来自「Core_PWM,verilog语言编写」· FSE 代码 · 共 13 行

fsm_encoding {2520521} sequential

fsm_state_encoding {2520521} init_pwm {00}

fsm_state_encoding {2520521} w_div {01}

fsm_state_encoding {2520521} w_cyc {10}

fsm_state_encoding {2520521} idle {11}

fsm_registers {2520521} {status[1]}  {status[0]}