mem_interface_top.xcf

arm控制FPGA的DDR测试代码

BEGIN MODEL ddr_cntl_a_data_read_controller_0
 NET dqs_delayed_col0 clock_buffer = none ;
 NET dqs_delayed_col1 clock_buffer = none ;
END;