mem_interface_top.xcf

来自「arm控制FPGA的DDR测试代码」· XCF 代码 · 共 5 行

BEGIN MODEL ddr_cntl_a_data_read_controller_0
 NET dqs_delayed_col0 clock_buffer = none ;
 NET dqs_delayed_col1 clock_buffer = none ;
END;