mig.prj

arm控制FPGA的DDR测试代码

<?xml version="1.0" encoding="UTF-8"?>
<Project controllerNumber="0" NoOfControllers="1" MemoryType="DDR SDRAM/Components/MT46V16M16P-75" >
    <SelectedPins></SelectedPins>
    <ReservedPins></ReservedPins>
    <DCM>1</DCM>
    <ModuleName>ddr_cntl_a</ModuleName>
    <s3_version>0</s3_version>
    <FPGADevice/>
    <Controller number="0" >
        <MemoryDevice>DDR SDRAM/Components/MT46V16M16P-75</MemoryDevice>
        <Clocking>Local clocking</Clocking>
        <CCCheck>0</CCCheck>
        <Frequency>133</Frequency>
        <DataWidth>32</DataWidth>
        <DeepMemory>1</DeepMemory>
        <ECC>0</ECC>
        <WritePipeLine>4</WritePipeLine>
        <BankSelection>
            <Bank Control="1" Address="0" SysClk="1" Dwrite="0" Data="0" name="0" wasso="79" />
            <Bank Control="0" Address="1" SysClk="0" Dwrite="0" Data="1" name="7" wasso="79" />
            <Bank Control="0" Address="0" SysClk="1" Dwrite="0" Data="0" name="3" wasso="79" />
        </BankSelection>
        <mrBurstLength name="Burst Length" >4(010)</mrBurstLength>
        <mrBurstType name="Burst Type" >sequential(0)</mrBurstType>
        <mrCasLatency name="Cas Latency" >2(010)</mrCasLatency>
        <mrMode name="Operating Mode" >normal(00000)</mrMode>
        <emrDllEnable name="DLL Enable" ></emrDllEnable>
        <emrOutputDriveStrength name="Outputdrive Strength" ></emrOutputDriveStrength>
    </Controller>
</Project>