smarti_params.v

实现USB接口功能的VHDL和verilog完整源代码

`define num_size 8 //1 byte
`define num_fifo 5 //2^5 =32 byte : fifo size + 1
`define full     6'd31