⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 nclaunch.key

📁 一个支持精简指令的16位的risc cpu
💻 KEY
字号:
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status -unit worklib.cpu_test 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/addreg.v" 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/counter.v" 
ncvlog -work worklib -cdslib "E:/final design/cds.lib" -logfile ncvlog.log -errormax 15 -update -linedebug -status "E:/FINAL DESIGN/cpu_test.v" 
ncelab -work worklib -cdslib "E:/final design/cds.lib" -logfile ncelab.log -errormax 15 -access +wc -status worklib.cpu_test 
ncsim -gui -cdslib "E:/final design/cds.lib" -logfile ncsim.log -errormax 15 -status worklib.cpu_test:module 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -