transcript

verilog

# Reading e:/modelsim/tcl/vsim/pref.tcl 
# do fen_fen_test_v_tf.fdo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vlog 5.7c Compiler 2003.03 Mar 15 2003
# -- Compiling module fen
# 
# Top level modules:
# 	fen
# Model Technology ModelSim XE II vlog 5.7c Compiler 2003.03 Mar 15 2003
# -- Compiling module fen_fen_test_v_tf
# 
# Top level modules:
# 	fen_fen_test_v_tf
# Model Technology ModelSim XE II vlog 5.7c Compiler 2003.03 Mar 15 2003
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -lib work -t 1ps fen_fen_test_v_tf glbl 
# Loading work.fen_fen_test_v_tf
# Loading work.fen
# ** Warning: (vsim-3009) [TSCALE] - Module 'fen' does not have a `timescale directive in effect, but previous modules do.
#         Region: /fen_fen_test_v_tf/uut
# Loading work.glbl
# .wave
# .structure
# .signals