Designing Digital Down Conversion Systems with Altera CIC MegaCore and FIR Compensation Filter v6.1 VHDL/FPGA/Verilog 54 K 137 次下载 2016-10-07