虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

mAX-Min

  • 此代码是LDPC码进行BP算法的重要参考代码

    此代码是LDPC码进行BP算法的重要参考代码,价值很高!并且可以进行BP的改进算法min-sum BP算法的改进工作!参考的价值不错!!信道的源码!

    标签: 代码 BP算法

    上传时间: 2014-01-10

    上传用户:luopoguixiong

  • The task of clustering Web sessions is to group Web sessions based on similarity and consists of max

    The task of clustering Web sessions is to group Web sessions based on similarity and consists of maximizing the intra- group similarity while minimizing the inter-group similarity. The first and foremost question needed to be considered in clustering W b sessions is how to measure the similarity between Web sessions.However.there are many shortcomings in traditiona1 measurements.This paper introduces a new method for measuring similarities between Web pages that takes into account not only the URL but also the viewing time of the visited web page.Yhen we give a new method to measure the similarity of Web sessions using sequence alignment and the similarity of W eb page access in detail Experiments have proved that our method is valid and e币cient.

    标签: sessions clustering similarity Web

    上传时间: 2014-01-11

    上传用户:songrui

  • 在LP2900工作平台上

    在LP2900工作平台上,利用MAX+plusII开发软件,设计各个模块编程实现基本模型计算机,其中最主要的是CPU的设计。 独立完成运算器的设计,并下载仿真

    标签: 2900 LP

    上传时间: 2014-12-22

    上传用户:15071087253

  • 使用vriloge硬件描述语言设计数字频率计

    使用vriloge硬件描述语言设计数字频率计,其对于高频测量精确,可测范围0—99999999HZ,在MAX+PLUSII中运行通过并在实验箱上运行通过达到要求

    标签: vriloge 硬件描述语言 数字频率计

    上传时间: 2016-08-29

    上传用户:无聊来刷下

  • 用prim算法实验最小生成树 本程序中用到函数adjg( )

    用prim算法实验最小生成树 本程序中用到函数adjg( ),此函数作用是通过接受输入的点数和边数,建立无向图。函数prg( )用于计算并输出无向图的邻接矩阵。函数prim( )则用PRIM算法来寻找无向图的最小生成树 定义了两个数组lowcost[max],closest[max],若顶点k加入U中,则令lowcost[k]=0。 定义二维数组g[ ][ ]来建立无向图的邻接矩阵。

    标签: prim adjg 算法 实验

    上传时间: 2016-10-07

    上传用户:tonyshao

  • 1.把"Web"文件夹内的文件拷贝到某个文件夹 2.在IIS中新建站点

    1.把"Web"文件夹内的文件拷贝到某个文件夹 2.在IIS中新建站点,指向该文件夹,如果新建虚拟路径,会导致一些图片的不正常显示. 3."Database"文件夹内有数据库文件hyb2bTest_Data.MDF,在Sql Server企业管理器中选择"附加数据库" 4.需要修改根目录web.config文件 <add key="DBServer" value="."/>,改成当前数据库地址 <add key="DBUser" value="sa"/>,改成当前数据库用户名 <add key="DBPwd" value="sa"/>,改成当前数据库密码 <add key="DBName" value="hyb2btest"/>,改成当前数据库名称 <add key="SQLConnString" value="server=. database=hyb2btest user id=sa pwd=sa Min Pool Size=10"/>,分别也换成当前数据库的地址,用户名、密码以及数据库名称。 5.后台登录地址: 当前路径+manage/index.aspx 帐户:admin 密码:admin 环境要求: Windows2000 / Windows2003 + IIS5 + .NET Framework 1.1 + MS SQL Server 2000 或各更高版本 演示地址:www.hyb2b.cn 电话:13061363607 MSN :huayousoft@hotmail.com

    标签: Web IIS 中新 站点

    上传时间: 2014-01-27

    上传用户:zhliu007

  • // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial //

    // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-bit WISHBONE Master // Supported cycles: MASTER, READ/WRITE // MASTER, BLOCK READ/WRITE // MASTER, RMW // Data port, size: 8, 16, 32-bit // Data port, granularity 8-bit // Data port, Max. operand size 32-bit // Data transfer ordering: little endian // Data transfer sequencing: undefined

    标签: Description Behavorial wb_master Filename

    上传时间: 2014-07-11

    上传用户:zhanditian

  • The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general co

    The Inter IC bus or I2C bus is a simple bidirectional two wire bus designed primarily for general control and data transfer communication between ICs. Some of the features of the I2C bus are: • Two signal lines, a serial data line (SDA) and a serial clock line (SCL), and ground are required. A 12V supply line (500mA max.) for powering the peripherals often may be present. • Each device connected to the bus is software addressable by a unique address and simple master/ slave relationships exist at all times masters can operate as master-transmitters or as master-receivers. • The I2C bus is a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more masters simultaneously initiate data transfer systems. • Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 KBit/s in the standard mode or up to 400 KBit/s in the fast mode.

    标签: bus bidirectional primarily designed

    上传时间: 2013-12-11

    上传用户:jeffery

  • 引入PEG(Progressive-edge-growth)算法来构造适合线性时间编码的LDPC校验矩阵

    引入PEG(Progressive-edge-growth)算法来构造适合线性时间编码的LDPC校验矩阵,译码时采用简化最小和Min-Sum译码算法实现简化译码.仿真结果表明,该方法能够构造适合LDPC码的线性时间编码的下三角校验矩阵日,并且用此方法构造的LDPC码性能非常接近原来PEG算法构造的LDPC码.同时通过采用最小和Min-Sum算法降低译码复杂度.

    标签: Progressive-edge-growth LDPC PEG 算法

    上传时间: 2013-12-27

    上传用户:qlpqlq

  • 采用Altera公司的FPGA芯片

    采用Altera公司的FPGA芯片,在MAX+plus II软件平台上实现多路HDLC电路

    标签: Altera FPGA 芯片

    上传时间: 2016-11-13

    上传用户:zhyiroy