Although doing science is at the heart of discovery, the effort would have very limited consequence in the long term without writingscience. As a social enterprise that depends on collaboration, scientific inquiry requires its practi- tioners to write on a regular basis. From time to time, some members of the scientific community have been critical of the overall quality of writing by re- searchers.
标签： Goldbort_Writing Science for
上传时间： 2020-06-09
上传用户：shancjb
An Arduino core for the ATmega328, ATmega168, ATmega88, ATmega48 and ATmega8, all running a [custom version of Optiboot for increased functionality](#write-to-own-flash). This core requires at least Arduino IDE v1.6.2, where v1.8.5+ is recommended. <br/> **This core gives you two extra IO pins if you're using the internal oscillator!** PB6 and PB7 is mapped to [Arduino pin 20 and 21](#pinout).<br/> If you're into "generic" AVR programming, I'm happy to tell you that all relevant keywords are being highlighted by the IDE through a separate keywords file. Make sure to test the [example files](https://github.com/MCUdude/MiniCore/tree/master/avr/libraries/AVR_examples/examples) (File > Examples > AVR C code examples). Try writing a register name, <i>DDRB</i> for instance, and see for yourself!
标签： MiniCore
上传时间： 2021-02-22
上传用户：
欧母龙PLC例程PLC控制器源码255个合集:1600T俄罗斯压力机.rar200吨压机程序 omron 的机子C系列的.rar3MK136旧磨床现程序.rar3电机延时控制启停.rar5V编码器信号如何接入CP1H高数计数案例.rar6路抢答器源码.rar902002 OMRON.rarASCII Generic Protocol Macro Object Code.zipASCII Generic Protocol Macro.zipC3电枢异物吸引.rarCalendar Calculation.zipcarbon.rarCompact Flash Memory Write.zipCounter Multiplex.zipcp1h 高速计数触发中断注意点.rarcp1h-x40用在非标饮料线上的程序,有注解.rarCP1H与爱默生温控模块的通讯程序.rarCP1L and CP1H EasyModbus FB.zipCPM1A编写的赞扬15T立式注塑机.rarCPM2A Interupt High Speed Counting Sample.zipCPM2A自身时钟六个时间段触发程序.rarCQM1 Host Link Master.zipCQM1H 21的例子程序，有温度压力等PID控制。.rarCQMaster.swp.zipCS CJ CP NSJ password set.zipCS1 C Mode Hostlink.zipCS1-CJ1 Floating Point to Fixed Point Conversion for HMI.zipcub.rarCX-Programmer Ver.5 Introduction Guide R120-E1-01..zipCX-Programmer Ver.5 Introduction to Function Blocks Guide R121-E1-01.zipC_Mode_Hostlink.zipDeviceNet Explicit Message Example.zipdieban.rarEasy to use Modbus RTU Master for CP1L CP1H CJ1 CJ2 CS1.zipExample of Using Daylight Saving FB's.zipExample Scale Meter Protocol.zipFB Calculate Day Of Week.zipFB Day light savings function block.zipFB Extract Time Date into SecMin Hr Day Mth Yr.zipFB Scale with parameters.zipGKF1250离心机CXP.rargkf1250离心机cxpgkf离心机omron.rarJH21-200程序.rarLED液压机.rarlogging+ filewrite.ziplpr-des.rarModbus Protocol Macro Object Code.zipModbus Protocol Macro.zipModbus RTU Sample Code CJ1-SCB.rarModbus TCP Client using FB's.zipOmron CS1 Sequencer.zipOMRON E6CP绝对值编码器使用实例。编码器为8位格雷码输出.rarOmron Modbus Slave Ladder.zipOmron Plc 变频一带三例程.rarOMRON PLC编程示范.raromron--MOV傳送指令.raromron-cs1g-h-cpu42日本机的程序.rarOmron_CJ2_to_AB_EIP_Tag_Datalink_Example.rarOMRON接驳台.rarOMRON控制2伺服.rarOMRON温度，压力模拟量输入程序.rarOMRON照明设备程序.raromron的PLC案例程序.rarOMRON程序举例.rarOMRON程序举例2.rarOMRON纸病分析系统-PLC程序(CJ1G).zipomron脉冲输出到驱动器的程序.rarPCB 沉铜线程序.rarPID温度控制的PLC程序设计实例.rarPinstamp.zipPLC Clock adjustment with screen.zipPLC锰钢程序cpm2a.zipPolls and Writes setpoints to E5CK Process Controller - E5CK.swp.zipPRO9连拉.rarProcess states sequence logics.zipQuadrature Input for Standard CPM1A DC Inputs.zipRandom Number Generator.zipScaling in CJ1 CS1 PLC's.zipSMS - GSM PLC Communications.zipsony 公司 某机台控制程序.rarStepNext.cpt.zipSTUP Example.zipTemplate for Step-Step Next Sequence.zipToggle Button.zipTracking product on conveyor.zipTXD-RXD Quickstart Programs.zipTXD-RXD Serial Port Handling.zipUseable timer.zipV600-E5CK.zipV700-V720 RFID Protocol Macro.zipVB与OMRON PLC通讯源码.rarWoodwood Controler Example Protocol Program.zipYH32-315油压机程序.rar一个CJ1M的程序.rar一个OMRON程序,带位置控制模块.rar一个生产线上润滑控制的小程序.rar一些简单的cpm1a程序.rar一控三恒压供水程序.rar三层提升机欧姆龙CQM1H程序.rar三菱400吨和200号冲床程序.rar上海产自动模切机飞达部程序.zip上海狮印全自动啤机程序.rar东芝压铸机梯形图.rar两步法吹瓶机.rar乡林剪台.rar买书的随书样例.rar井研磨边机.rar交通灯注释全.rar今机立式注塑机程序.rar伺服电机正反转控制.rar位置控制（旋转编码器与PLC）.rar充磁机程序.rar先启后停 后启先停 事例.rar冲床程序.rar分拣线主机一个CJ1M的分拣线程序下挂CP1H.rar利慧利乐灌装机程序.rar刮水器停止位置检查程序.rar力泰翻胚机程序.rar北人04印刷机程序.rar北人LQD10骑马装订程序.rar半自动吹瓶机的程.rar南京印刷机.zip卡板程式.rar压制机程序（带解释，注释）.rar压力机控制程序.rar原创液压机程序带注释欧姆龙PLC加信捷文本.rar原点搜索程序.rar双翻分拣机.rar双边机.rar反渗透整套PLC控制.rar台湾产染色机欧姆龙PLC带3只IO扩展控制程序.rar台湾大拉无板.rar啤酒厂酒瓶美容机.rar四川绵阳建丰热磨工段.rar在用设备程序.rar垂直涂布.rar外端子设计数值.rar大型热电厂 PLC程序(带注解).rar大摇动超声波清洗机.rar大连75密练注释程序.rar安呼12级.rar富佳扶梯程序.rar对齐度编程！！.rar小车控制程序.rar小车送料”例程.rar广东锻压气压冲床程序（80T）有详细注解.rar广告牌灯箱.rar微电机刷簧自动组装程序.rar微粉砖自动送料带OMRON CQM2A+扩展程序带注释.rar意大利进口皮革压花.rar扎钢机程序.rar打包机.rar拔盖机.rar拨码控制.rar挡砖磨边机（新1）.rar捷豹空压机控制程序.rar接木机.rar控制程序例子.rar推挂.rar攻丝机2（新）.rar料位显示.rar旋转门控制程序1.rar无协议.rar无心磨床(OMRON系统,带机械手有详细注解).rar无线胶装机欧姆龙程序.zip日本人编的程序 抛光研磨.rar日本成型磨床控制程序（附注释）欧姆龙CPM1A.rar板坯定厚.rar样例，有注释.rar模拟量试验.rar欧姆龙CJ1M铬化机程序带注释.rar欧姆龙CP1H例程.rar欧姆龙CPM1A的PLC.rar欧姆龙CPM2AH PLC和欧姆龙NTZ触摸屏编写的超声波清洗机程序..rar欧姆龙CPM2AH Host Link通讯程序(发布源码).rar
上传时间： 2021-10-22
上传用户：
FPGA读写SD卡读取BMP图片通过LCD显示例程实验 Verilog逻辑源码Quartus工程文件+文档说明,FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。1 实验简介在前面的实验中我们练习了 SD 卡读写，VGA 视频显示等例程，本实验将 SD 卡里的 BMP 图片读出，写入到外部存储器，再通过 VGA、LCD 等显示。本实验如果通过液晶屏显示，需要有液晶屏模块。2 实验原理在前面的实验中我们在 VGA、LCD 上显示的是彩条，是 FPGA 内部产生的数据，本实验将彩条替换为 SD 内的 BMP 图片数据，但是 SD 卡读取速度远远不能满足显示速度的要求，只能先写入外部高速 RAM，再读出后给视频时序模块显示module top( input clk, input rst_n, input key1, output [5:0] seg_sel, output [7:0] seg_data, output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b, //vga blue output sd_ncs, //SD card chip select (SPI mode) output sd_dclk, //SD card clock output sd_mosi, //SD card controller data output input sd_miso, //SD card controller data input output sdram_clk, //sdram clock output sdram_cke, //sdram clock enable output sdram_cs_n, //sdram chip select output sdram_we_n, //sdram write enable output sdram_cas_n, //sdram column address strobe output sdram_ras_n, //sdram row address strobe output[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank address output[12:0] sdram_addr, //sdram address inout[15:0] sdram_dq //sdram data);parameter MEM_DATA_BITS = 16 ; //external memory user interface data widthparameter ADDR_BITS = 24
标签： fpga
上传时间： 2021-10-27
上传用户：
FPGA读取OV5640摄像头数据并通过VGA或LCD屏显示输出的Verilog逻辑源码Quartus工程文件+文档说明，FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。module top( input clk, input rst_n, output cmos_scl, //cmos i2c clock inout cmos_sda, //cmos i2c data input cmos_vsync, //cmos vsync input cmos_href, //cmos hsync refrence,data valid input cmos_pclk, //cmos pxiel clock output cmos_xclk, //cmos externl clock input [7:0] cmos_db, //cmos data output cmos_rst_n, //cmos reset output cmos_pwdn, //cmos power down output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b, //vga blue output sdram_clk, //sdram clock output sdram_cke, //sdram clock enable output sdram_cs_n, //sdram chip select output sdram_we_n, //sdram write enable output sdram_cas_n, //sdram column address strobe output sdram_ras_n, //sdram row address strobe output[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank address output[12:0] sdram_addr, //sdram address inout[15:0] sdram_dq //sdram data);
上传时间： 2021-12-18
上传用户：
基于FPGA设计的sdram读写测试实验Verilog逻辑源码Quartus工程文件+文档说明，DRAM选用海力士公司的 HY57V2562 型号,容量为的 256Mbit,采用了 54 引脚的TSOP 封装, 数据宽度都为 16 位, 工作电压为 3.3V,并丏采用同步接口方式所有的信号都是时钟信号。FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。timescale 1ps/1psmodule top(input clk,input rst_n,output[1:0] led,output sdram_clk, //sdram clockoutput sdram_cke, //sdram clock enableoutput sdram_cs_n, //sdram chip selectoutput sdram_we_n, //sdram write enableoutput sdram_cas_n, //sdram column address strobeoutput sdram_ras_n, //sdram row address strobeoutput[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank addressoutput[12:0] sdram_addr, //sdram addressinout[15:0] sdram_dq //sdram data);parameter MEM_DATA_BITS = 16 ; //external memory user interface data widthparameter ADDR_BITS = 24 ; //external memory user interface address widthparameter BUSRT_BITS = 10 ; //external memory user interface burst widthparameter BURST_SIZE = 128 ; //burst sizewire wr_burst_data_req; // from external memory controller,write data request ,before data 1 clockwire wr_burst_finish; // from external memory controller,burst write finish
标签： fpga sdram verilog quartus
上传时间： 2021-12-18
上传用户：
1. Scope ......................................................................................................................................................................... 12. DDR4 SDRAM Package Pinout and Addressing ....................................................................................................... 22.1 DDR4 SDRAM Row for X4,X8 and X16 ................................................................................................................22.2 DDR4 SDRAM Ball Pitch........................................................................................................................................22.3 DDR4 SDRAM Columns for X4,X8 and X16 ..........................................................................................................22.4 DDR4 SDRAM X4/8 Ballout using MO-207......................................................................................................... 22.5 DDR4 SDRAM X16 Ballout using MO-207.............................................................................................................32.6 Pinout Description ..................................................................................................................................................52.7 DDR4 SDRAM Addressing.....................................................................................................................................73. Functional Description ...............................................................................................................................................83.1 Simplified State Diagram ....................................................................................................................................83.2 Basic Functionality..................................................................................................................................................93.3 RESET and Initialization Procedure .....................................................................................................................103.3.1 Power-up Initialization Sequence .............................................................................................................103.3.2 Reset Initialization with Stable Power ......................................................................................................113.4 Register Definition ................................................................................................................................................123.4.1 Programming the mode registers .............................................................................................................123.5 Mode Register ......................................................................................................................................................134. DDR4 SDRAM Command Description and Operation ............................................................................................. 244.1 Command Truth Table ..........................................................................................................................................244.2 CKE Truth Table ...................................................................................................................................................254.3 Burst Length, Type and Order ..............................................................................................................................264.3.1 BL8 Burst order with CRC Enabled .........................................................................................................264.4 DLL-off Mode & DLL on/off Switching procedure ................................................................................................274.4.1 DLL on/off switching procedure ...............................................................................................................274.4.2 DLL “on” to DLL “off” Procedure ..............................................................................................................274.4.3 DLL “off” to DLL “on” Procedure ..............................................................................................................284.5 DLL-off Mode........................................................................................................................................................294.6 Input Clock Frequency Change ............................................................................................................................304.7 Write Leveling.......................................................................................................................................................314.7.1 DRAM setting for write leveling & DRAM termination function in that mode ............................................324.7.2 Procedure Description .............................................................................................................................334.7.3 Write Leveling Mode Exit .........................................................................................................................34
标签： DDR4
上传时间： 2022-01-09
上传用户：
Extensively rewritten to present the C++11 language, standard library, and key design techniques as an integrated whole, Stroustrup thoroughly addresses changes that make C++11 feel like a whole new language, offering definitive guidance for leveraging its improvements in performance, reliability, and clarity. C++ programmers around the world recognize Bjarne Stoustrup as the go-to expert for the absolutely authoritative and exceptionally useful information they need to write outstanding C++ programs. Now, as C++11 compilers arrive and development organizations migrate to the new standard, they know exactly where to turn once more: Stoustrup's C++ Programming Language, Fourth Edition.Bjarne Stroustrup是C++的设计师和最早的实现者，也是《C++程序设计语言》、《带标注的C++参考手册》和《C++语言的设计与演化》的作者。他从丹麦Aarhus大学和英国牛津大学毕业，现在是AT&T大规模程序设计研究部的负责人，AT&T特别成员，AT&T贝尔实验室特别成员，以及ACM特别成员。Stroustrup的研究兴趣包括分布式系统、操作系统、模拟、设计和程序设计。他也是Addison·Wesley的C++In-Depth系列书籍的编辑。
标签： C++
上传时间： 2022-02-01
上传用户：
verilog实现I2C通信的slave模块源码状态机设位计可做I2C接口的仿真模型//`timescale 1ns/1psmodule I2C_slv (input [6:0] slv_id,input RESET,input scl_i, //I2C clkinput sda_i, //I2C data ininput [7:0] I2C_RDDATA,////////////////////////output reg sda_o, //I2C data outoutput reg reg_w, //reg write enable pulse (1T of scl_i)output reg [7:0] I2C_ADDR,output reg [7:0] I2C_DATA); parameter ST_ADDR = 4'd0; parameter ST_ACK = 4'd1; parameter ST_WDATA1 = 4'd2; parameter ST_WACK1 = 4'd3; parameter ST_WDATA2 = 4'd4; parameter ST_WACK2 = 4'd5; parameter ST_WDATA3 = 4'd6; parameter ST_WACK3 = 4'd7; parameter ST_RDATA1 = 4'd8; parameter ST_RACK1 = 4'd9; parameter ST_IDLE = 4'd15;//---------------------------------------------------------------------------// Signal Declaration//--------------------------------------------------------------------------- reg i2c_start_n, i2c_stop_n; //wire RESET_scl; wire i2c_stp_n, i2c_RESET; reg [3:0] i2c_cs, i2c_ns; reg [3:0] cnt_bit; reg [7:0] d_vec; reg i2c_rd, i2c_ack; reg [7:0] I2C_RDDATA_latch;
上传时间： 2022-02-03
上传用户：
因此，您想编写一个内核模块。您知道C，您已经编写了一些可以作为进程运行的常规程序，现在您想知道真正的动作在哪里，一个通配指针可以擦掉文件系统，核心转储意味着重新启动。内核模块到底是什么？模块是可以根据需要加载和卸载的代码段。它们扩展了内核的功能，而无需重新引导系统。例如。模块驱动程序的一种类型是设备驱动程序，它允许内核访问没有模块的系统硬件，我们将不得不构建单片内核并将新功能直接添加到内核映像中，除了具有更大的内核之外，这还具有缺点每次我们想要新功能时都要求我们重建并重新启动内核的过程So, you want to write a kernel module. You know C, you, ve written a few normal programs to run as processes, and now you want to get to where the real action is, to where a single wild pointer can wipe out your file system and a core dump means a reboot.What exactly is a kernel module? Modules are pieces of code that can be loaded and unloaded into th upon demand. They extend the functionality of the kernel without the need to reboot the system. For example.one type of module is the device driver, which allows the kernel to access hardware connected to the syste without modules, we would have to build monolithic kernels and add new functionality directly into the em ernel image, Besides having larger kernels
标签： linux
上传时间： 2022-03-30
上传用户：
