虫虫虫开发者社区

上传资源

Verilog+Code

Verilog+Code技术资料下载专区，收录6,661份相关技术文档、开发源码、电路图纸等优质工程师资源，全部免费下载。

资源总数

6,661

Verilog+Code 全部资料 6,661 份

A j2me code written in eclipse shows how to use farsi bit map fonts in j2me applications

A j2me code written in eclipse shows how to use farsi bit map fonts in j2me applications

2013-12-22 68 Verilog+Code

it s a code for calculator the price of a machine which have a lot of parts.

it s a code for calculator the price of a machine which have a lot of parts.

2014-01-20 170 Verilog+Code

This code it to make a temperature sensor using 8051 microcontroller. It s an Embedded System projec

This code it to make a temperature sensor using 8051 microcontroller. It s an Embedded System project.

2017-08-21 23 Verilog+Code

This is a simple operating system source code in assembly langauge, you should compile the files in

This is a simple operating system source code in assembly langauge, you should compile the files in the rar with MASM, a...

2013-12-17 57 Verilog+Code

This short paper will give you some VHDL code examples that will help you design synchronous circuit

This short paper will give you some VHDL code examples that will help you design synchronous circuits that work first ti...

2014-12-01 42 Verilog+Code

This source code is used with MAODV to simulate multicast wireless ad hoc network. Compatible with N

This source code is used with MAODV to simulate multicast wireless ad hoc network. Compatible with NS2.26

2014-01-21 75 Verilog+Code

this document describes in details the freeman s chain code algorithm in regards to using for featur

this document describes in details the freeman s chain code algorithm in regards to using for feature extraction in an O...

2014-01-17 187 Verilog+Code

this is the sample code for reading data from aduc 848 adc. this is the c file.

this is the sample code for reading data from aduc 848 adc. this is the c file.

2014-02-04 80 Verilog+Code

中文版Verilog HDL简明教程第1章简介第2章 HDL指南第3章 Verilog语言要素第4章表达式第5章门电平模型化

中文版Verilog HDL简明教程第1章简介第2章 HDL指南第3章 Verilog语言要素第4章表达式第5章门电平模型化

2015-05-22 83 Verilog+Code

Verilog实现的DDS正弦信号发生器和测频测相模块

Verilog实现的DDS正弦信号发生器和测频测相模块，DDS模块可产生两路频率和相位差均可预置调整的值正弦波，频率范围为20Hz-5MHz，相位范围为0°-359°，测量的数据通过引脚传输给单片机，单片机进行计算和显示。

2013-08-28 52 Verilog+Code