源码文件
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…
SoC+FPGA 源代码
汇集 SoC+FPGA 相关的电路原理图、PCB工程文件、单片机/FPGA源代码、数据手册与应用设计方案。
收录资源 500 份
全站深度检索
共匹配 500 份工程资源
· 第 44 / 50 页
源码文件
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…
源码文件
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…
源码文件
# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be reco…
源码文件
# Comment lines begin with the # character # This file (license.txt on the PC, license.dat on UNIX workstations) is u…
源码文件
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "…
源码文件
G:/My File/File/study/FPGA/Procedure/EP2C5Q208/db/EP2C5Q208.quartus_db EP2C5Q208
源码文件
setPreference -pref AutoSignature:FALSE setPreference -pref KeepSVF:FALSE setPreference -pref ConcurrentMode:FALSE setPreferenc…
源码文件
EN seg NULL E:/FPGA/Exp4-Clock/SEG.vhd sub00/vhpl00 1151044791 AR count10 behavioral E:/FPGA/Exp4-Clock/SEG.vhd sub00/vhpl05 1151…
源码文件
V3 12 FL E:/FPGA/Exp4-Clock/SEG.vhd 2006/06/23.14:39:16 I.24 EN work/SEG 1151044791 FL E:/FPGA/Exp4-Clock/SEG.vhd PB…