IP core of adder,8-bit width, three design concerpts with different effect.
IP core of adder,8-bit width, three design concerpts with different effect.
ASIC+Design技术资料下载专区,收录1,280份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
IP core of adder,8-bit width, three design concerpts with different effect.
降压转换器设计指南(Buck Converter Design Guide):•Ripple Current Rating•Low ESR•Work
习题答案 of Design With Operational Amplifiers And Analog Integrated Circuits!PDF格式的!需要的可下载!
·/Chris Nagy著/Texas Instruments Incorporated/292页/2003年出版
资料->【E】光盘论文->【E5】英文书籍->High Performance Memory Testing Design Principles, Fault Modeling and Self-Test (英).pdf
CPLD/FPGA是目前诮用最为广泛的两种可编程专用集成电路(ASIC),特别适合于产品的样品开发与小批量生产。本书从现代电子系统设计的角度出发,以全球著名的可编程逻辑器件供应商Xilinx公司的产品为背景,系统全面地介绍该公司的CPLD/...
MIT关于OFDM收发器、WIFI收发器的ASIC和 FPGA硬件开发源码及资料,比较不错的资料OFDM: OFDM transceiver (transmitter and receiver), highly parameterized ...
MIT关于OFDM收发器、WIFI收发器的ASIC和 FPGA硬件开发源码及资料,比较不错的资料
本文针对浮点DSP 芯片TMS320VC33 芯片的结构特点,介绍了该芯片最小系统硬件电路设计的方法,并结合实际应用情况,介绍了相关的时钟电路、复位电路、JTAG 仿真接口电路、外围存储器接口电
PCB LAYOUT 術語解釋(TERMS)1. COMPONENT SIDE(零件面、正面)︰大多數零件放置之面。2. SOLDER SIDE(焊錫面、反面)。3. SOLDER MASK(止焊膜面)︰通常指Solder Mask Ope...