IP core of adder,8-bit width, three design concerpts with different effect. VHDL/FPGA/Verilog 3 K 178 次下载 2017-05-18