代码搜索：vhdl

找到约 10,000 项符合「vhdl」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/474024/6828801

txt 等精度数字频率计的设计（汇编语言和vhdl语言）.txt

ORG 0000H LJMP MAIN ORG 0030H MAIN : MOV SP,#60H MOV 10H,#10H MOV 3FH,#0FH MOV 3EH,#00H MOV 3DH,#00H
·
www.eeworm.com/read/375322/9364125

srr ddr_sdram.srr

$ Start of Compile #Fri Jun 30 17:00:38 2000 Synplicity VHDL Compiler, version 6.0.0, built May 19 2000 Copyright (C) 1994-2000, Synplicity Inc. All Rights Reserved VHDL syntax check successf
·
www.eeworm.com/read/167052/9983162

tpl core.tpl

[COREGEN.VHDL Component Instantiation.logo] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="component logo
·
www.eeworm.com/read/164155/10124924

srr fshow.srr

$ Start of Compile #Tue May 02 18:43:30 2006 Synplify VHDL Compiler, version 5.1.2, built Apr 14 1999 Copyright (C) 1994-1999, Synplicity Inc. All Rights Reserved VHDL syntax check successful
·
www.eeworm.com/read/314060/13575897

tpl core.tpl

[COREGEN.VHDL Component Instantiation.tenths] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="component te
·
www.eeworm.com/read/314053/13576250

vhd tut.vhd

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate
·
www.eeworm.com/read/314053/13576257

vhd tut.vhd

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate
·
www.eeworm.com/read/310679/13647135

vhd tut.vhd

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate
·
www.eeworm.com/read/255034/12104849

srr freqtest.srr

$ Start of Compile #Sun Sep 09 01:28:12 2001 Synplify VHDL Compiler, version 5.1.2, built Apr 14 1999 Copyright (C) 1994-1999, Synplicity Inc. All Rights Reserved VHDL syntax check successful
·
www.eeworm.com/read/255034/12105038

srr testctl.srr

$ Start of Compile #Sun Sep 09 01:26:41 2001 Synplify VHDL Compiler, version 5.1.2, built Apr 14 1999 Copyright (C) 1994-1999, Synplicity Inc. All Rights Reserved VHDL syntax check successful
·