代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/480672/6659759
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity SK is
port(
rst : in vl_logic;
ack_in : in vl_logic;
din_3 : in vl_logic_vector
www.eeworm.com/read/480672/6659765
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity receive is
port(
clk : in vl_logic;
req_in : in vl_logic;
ack_out : out vl_logic
www.eeworm.com/read/480672/6659780
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity receiver is
port(
clk : in vl_logic;
req_in : in vl_logic;
ack_out : out vl_logic
www.eeworm.com/read/478566/6710016
lst files_tg2011.lst
+access+rwc
+notimingcheck
+no_tchk_msg
+no_specify
+librescan
+libext+.v+.vp+.mdlp+.vc+.vh+.vm+.sv
+define+functional
+loadpli1=debpli:deb_PLIPtr
+ncnontcglitch
+bus_conflict_off
//+mixedlang
//+de
www.eeworm.com/read/478566/6710042
rl
+access+rwc
+notimingcheck
+no_tchk_msg
+no_specify
+librescan
+libext+.v+.vp+.mdlp+.vc+.vh+.vm+.sv
+define+functional
+loadpli1=debpli:deb_PLIPtr
+ncnontcglitch
+bus_conflict_off
//+mixedl
www.eeworm.com/read/478173/6720955
out 30_preproc_sub.out
verilog/inc_ifdef.v:1: `line 1 "verilog/inc1.v" 1
verilog/inc_ifdef.v:1: `line 1 "verilog/inc1.v" 0
verilog/inc_ifdef.v:1: `line 1 "verilog/inc2.v" 1
verilog/inc_ifdef.v:1: `line 1 "verilog/inc2.v" 0
www.eeworm.com/read/478173/6720962
t 10_keywords.t
#!/usr/bin/perl -w
# DESCRIPTION: Perl ExtUtils: Type 'make test' to test this package
#
# Copyright 2000-2009 by Wilson Snyder. This program is free software;
# you can redistribute it and/or modify
www.eeworm.com/read/478173/6720964
t 14_numbers.t
#!/usr/bin/perl -w
# DESCRIPTION: Perl ExtUtils: Type 'make test' to test this package
#
# Copyright 2000-2009 by Wilson Snyder. This program is free software;
# you can redistribute it and/or modify
www.eeworm.com/read/478173/6720970
out 34_parser.out
verilog/v_hier_subprim.v:001: PREPROC '`line 1 "verilog/v_hier_subprim.v" 1
'
verilog/v_hier_subprim.v:008: unreadback '
'
verilog/v_hier_subprim.v:008: KEYWORD 'primitive'
verilog/v_hier_subpri
www.eeworm.com/read/478173/6720984
out 30_preproc_on.out
verilog/inc_ifdef.v:1: `line 1 "verilog/inc1.v" 1
verilog/inc_ifdef.v:1: `line 1 "verilog/inc1.v" 0
verilog/inc_ifdef.v:1: `line 1 "verilog/inc2.v" 1
verilog/inc_ifdef.v:1: `line 1 "verilog/inc2.v" 0