代码搜索：verilog hdl 是什么？

找到约 10,000 项符合「verilog hdl 是什么？」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/457011/7335556

qmsg hao.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I
·
www.eeworm.com/read/457007/7335653

qmsg beep.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I
·
www.eeworm.com/read/455782/7365629

qsf san_led.qsf

# Copyright (C) 1991-2008 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/455719/7367752

bak lcdfinal.qsf.bak

# Copyright (C) 1991-2008 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/455719/7367782

qmsg prev_cmp_lcdfinal.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/455719/7367796

qmsg prev_cmp_lcdfinal.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/455719/7367831

qmsg lcdfinal.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 0
·
www.eeworm.com/read/454427/7391248

qmsg timer.fnsim.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0} { "I
·
www.eeworm.com/read/453491/7418718

qmsg de2_synthesizer.map.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}
·
www.eeworm.com/read/452945/7428891

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity maindec is generic( idle : integer := 0; ifetch : integer := 1; decode : integer := 2;
·