代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/439407/6932104
v decode_1.v
//
// Module: DECODE_1
// Design: CAM_Top
// Verilog code: RTL / Combinatorial
//
// Synthesis_tool Synopsys FPGA Express ver. 3.2
// Enable Synthesis Option: Verilog Pre-procesor
www.eeworm.com/read/469049/6984331
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity cpu_test is
generic(
CLKHI : integer := 10;
CLKLO : integer := 10;
NOP : integer := 1;
www.eeworm.com/read/468753/6987098
voptk2jr0z
library verilog;
use verilog.vl_types.all;
entity mux16 is
port(
i0 : in vl_logic_vector(31 downto 0);
i1 : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/468753/6987145
vopthmeweg
library verilog;
use verilog.vl_types.all;
entity mux44 is
port(
i0 : in vl_logic_vector(3 downto 0);
i1 : in vl_logic_vector(3 downto 0);
www.eeworm.com/read/468753/6987173
voptn4335w
library verilog;
use verilog.vl_types.all;
entity mux84 is
port(
i0 : in vl_logic_vector(3 downto 0);
i1 : in vl_logic_vector(3 downto 0);
www.eeworm.com/read/468753/6987210
voptabmwy4
library verilog;
use verilog.vl_types.all;
entity mux84 is
port(
i0 : in vl_logic_vector(3 downto 0);
i1 : in vl_logic_vector(3 downto 0);
www.eeworm.com/read/468753/6987221
vopt6sas6b
library verilog;
use verilog.vl_types.all;
entity mux44 is
port(
i0 : in vl_logic_vector(3 downto 0);
i1 : in vl_logic_vector(3 downto 0);
www.eeworm.com/read/468753/6987264
voptci3yx2
library verilog;
use verilog.vl_types.all;
entity mux16 is
port(
i0 : in vl_logic_vector(31 downto 0);
i1 : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/468753/6987332
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity pg4 is
port(
a : in vl_logic_vector(3 downto 0);
b : in vl_logic_vector(3 downto 0);
p
www.eeworm.com/read/468753/6987345
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity c1 is
port(
clk : out vl_logic
);
end c1;