_primary.vhd

来自「ARM10 INSTALALTION GUIDE」· VHDL 代码 · 共 8 行

library verilog;
use verilog.vl_types.all;
entity c1 is
    port(
        clk             : out    vl_logic
    );
end c1;