代码搜索结果

找到约 10,000 项符合 Verilog 的代码

_primary.vhd

library verilog; use verilog.vl_types.all; entity mult_gen_v2_0 is generic( bram_addr_width : integer := 8; c_a_type : integer := 0; c_a_width : integer := 3;

_primary.vhd

library verilog; use verilog.vl_types.all; entity vfft32_bfly_buf_fft_v2_0 is generic( b : integer := 12; w_width : integer := 12; memory_configuratio

_primary.vhd

library verilog; use verilog.vl_types.all; entity mac_kdcm_v2_0 is generic( b_signed : integer := 1; constant_datab : integer := 3; constant_widthb : integer := 4;

_primary.vhd

library verilog; use verilog.vl_types.all; entity and_a_notb_fd_v4 is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer :

_primary.vhd

library verilog; use verilog.vl_types.all; entity and_a_notb_fd_v2 is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer :

_primary.vhd

library verilog; use verilog.vl_types.all; entity nand_fd_v4 is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer := 0;

_primary.vhd

library verilog; use verilog.vl_types.all; entity syncramvht is generic( address_width : integer := 8; create_rlocs_for_tbufs: integer := 0; data_width : integer :=

_primary.vhd

library verilog; use verilog.vl_types.all; entity lfsr_v2_0 is generic( c_ainit_val : string := "11111111"; c_enable_rlocs : integer := 0; c_gate : integer :

_primary.vhd

library verilog; use verilog.vl_types.all; entity c_accum_v5_0 is generic( c_add_mode : integer := 0; c_ainit_val : string := "0000000000000000"; c_bypass_enable

_primary.vhd

library verilog; use verilog.vl_types.all; entity c_addsub_v5_0 is generic( c_add_mode : integer := 0; c_ainit_val : string := "0"; c_a_type : integer := 1