代码搜索结果

library verilog; use verilog.vl_types.all; entity pscvht is generic( create_rpm : integer := 0; port_width : integer := 8 ); port( pi : in

library verilog; use verilog.vl_types.all; entity combfiltvht is generic( input_width : integer := 8; pipeline_stages : integer := 1 ); port( din :

library verilog; use verilog.vl_types.all; entity and_a_notb_v4 is generic( c_enable_rlocs : integer := 1 ); port( a_in : in vl_logic; b_in

library verilog; use verilog.vl_types.all; entity sdafirvht is generic( antisymmetry : integer := 0; cascade : integer := 0; coefdata0 : integer := 1;

library verilog; use verilog.vl_types.all; entity integvht is generic( input_width : integer := 8; output_width : integer := 8 ); port( l : in

library verilog; use verilog.vl_types.all; entity mux2vht is generic( create_rpm : integer := 0; port_width : integer := 8 ); port( d0 : in

library verilog; use verilog.vl_types.all; entity vfft32_flip_flop_sclr_sset_v2_0 is generic( zero_string : integer := 0 ); port( d : in vl_logic;

library verilog; use verilog.vl_types.all; entity vfft32_phase_factor_adgen_v2_0 is generic( w_width : integer := 16; ainit_val : string := "0000"; sinit_val

library verilog; use verilog.vl_types.all; entity and_fd_v2 is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer := 0;

library verilog; use verilog.vl_types.all; entity addsvht is generic( input_width : integer := 8; output_width : integer := 10 ); port( a : in