代码搜索结果

library verilog; use verilog.vl_types.all; entity pulse_reg is generic( no : integer := 0; yes : integer := 1 ); port( sclr_in : in

library verilog; use verilog.vl_types.all; entity vfft32_or_a_b_c_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; c_in : in

library verilog; use verilog.vl_types.all; entity vfft32_and_a_b_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; and_out : out

library verilog; use verilog.vl_types.all; entity or_a_b_v2 is port( a_in : in vl_logic; b_in : in vl_logic; or_out : out vl_logic

library verilog; use verilog.vl_types.all; entity and_a_b_notc is port( a_in : in vl_logic; b_in : in vl_logic; c_in : in vl_lo

library verilog; use verilog.vl_types.all; entity vfft32_bflyw0_v2_0 is generic( bfly_width : integer := 12; diff_with_0_scaling: integer := 1 ); port( x0r

library verilog; use verilog.vl_types.all; entity or_fd_v4 is generic( init_val : string := "0"; no : integer := 0; yes : integer := 1

library verilog; use verilog.vl_types.all; entity or_a_b_v4 is port( a_in : in vl_logic; b_in : in vl_logic; or_out : out vl_logic

library verilog; use verilog.vl_types.all; entity vfft32_and_a_notb_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; and_out : ou

library verilog; use verilog.vl_types.all; entity vfft32_or_a_b_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; or_out : out