代码搜索：Verilog
找到约 10,000 项符合「Verilog」的源代码
代码结果 10,000
www.eeworm.com/read/172784/9690664
v my_monitor_test.v
/**********************************************************************
* $my_monitor example -- Verilog HDL test bench.
*
* Verilog test bench to test the $my_monitor PLI application.
*
* F
www.eeworm.com/read/172784/9690689
log pow_test.log
Host command: verilog.exe
Command arguments:
+cuzco_gui
pow_test.v
+gui
Verilog_XL_Turbo_NT 2.6.9 log file created Nov 24, 1998 21:52:47
Verilog_XL_Turbo_NT 2.6.9 Nov 24, 1998
www.eeworm.com/read/172784/9690700
v sci_alu_with_delays_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690705
v sci_alu_comb_misctf_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690732
v sci_alu_sequential_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690734
v sci_alu_comb_calltf_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690776
v sci_alu_with_delays_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690796
v sci_alu_sequential_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172784/9690810
v sci_alu_combinational_test.v
/**********************************************************************
* $scientific_alu example -- Verilog HDL test bench.
*
* Verilog test bench to test the $scientific_alu C model PLI
* a
www.eeworm.com/read/172624/9699781
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity lpm_multest is
generic(
dely : integer := 25
);
end lpm_multest;