代码搜索结果

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate

$ Start of Compile #Fri Jun 30 17:00:38 2000 Synplicity VHDL Compiler, version 6.0.0, built May 19 2000 Copyright (C) 1994-2000, Synplicity Inc. All Rights Reserved VHDL syntax check successf

version 3 C:/Documents and Settings/People/Desktop/VLSIASS2/Register.vhd Adder_Register VHDL VHDL TB_Adder_Register.xwv Comb 50000000 50000000 1000000000 ns GSR:false PRLD:false 100000000

[COREGEN.VHDL Component Instantiation.tenths] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="component tenths"

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate

-- J:\PROJECTS\ISE\SECTION2\STATECAD_DEMO\TUT.vhd -- VHDL code created by Xilinx's StateCAD 5.03 -- Sat Oct 26 10:39:04 2002 -- This VHDL code (for use with IEEE compliant tools) was generate

[COREGEN.VHDL Component Instantiation.dpram_core] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="componen

[COREGEN.VHDL Component Instantiation.tenths] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="component te

[COREGEN.VHDL Component Instantiation.dpram_core] type=template text000=" " text001=" " text002="-- The following code must appear in the VHDL architecture header:" text003=" " text004="componen