代码搜索：State Machine
找到约 10,000 项符合「State Machine」的源代码
代码结果 10,000
www.eeworm.com/read/260961/4326807
tlg state2.tlg
Selecting top level module state2
@N:"C:\prj\Example-6-1\FSM\state2\state2.v":7:7:7:12|Synthesizing module state2
@N: CL201 :"C:\prj\Example-6-1\FSM\state2\state2.v":28:0:28:5|Trying to extract st
www.eeworm.com/read/260961/4326808
prf state2.prf
#
# Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R.
#
# Period Constraints
FREQUENCY PORT "clk" 364.2 MHz;
# Output Constraints
# Input Constraints
BLOCK ASYNCPATHS;
www.eeworm.com/read/260961/4326809
vqm state2.vqm
//
// Written by Synplify
// Synplify 8.1.0, Build 539R.
// Fri Dec 16 18:27:37 2005
//
// Source file index table:
// Object locations will have the form :
// file 0 "noname"
// f
www.eeworm.com/read/260961/4326810
xrf state2.xrf
vendor_name = Synplicity
source_file = 0, noname, synplify
source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify
source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\stratix.v,
www.eeworm.com/read/260961/4326812
srs state2.srs
#
#
#
# Created by Synplify Verilog HDL Compiler version 3.1.0, Build 049R from Synplicity, Inc.
# Copyright 1994-2004 Synplicity, Inc. , All rights reserved.
# Synthesis Netlist written on Fri D
www.eeworm.com/read/260961/4326814
edn state1.edn
(edif state1
(edifVersion 2 0 0)
(edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written
(timeStamp 2005 12 16 15 1 10)
(author "Synplicity, Inc.")
(program
www.eeworm.com/read/260961/4326815
msg state1.msg
@TM:1134715757
@W: BN132 :"":0:0:0:-1|Removing instance o2_22_u, because it is equivalent to instance N_79_i
@W: BN132 :"":0:0:0:-1|Removing instance o1_23_u, because it is equivalent to instance
www.eeworm.com/read/260961/4326816
plg state1.plg
@P: Worst Slack : -0.346
@P: state1|clk - Estimated Frequency : 433.4 MHz
@P: state1|clk - Requested Frequency : 509.9 MHz
@P: state1|clk - Estimated Period : 2.307
@P: state1|clk - Requested
www.eeworm.com/read/260961/4326819
prf state1.prf
#
# Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R.
#
# Period Constraints
FREQUENCY PORT "clk" 509.9 MHz;
# Output Constraints
# Input Constraints
BLOCK ASYNCPATHS;
www.eeworm.com/read/260961/4326822
srr state1.srr
#Program: Synplify Pro 8.1
#OS: Windows_NT
$ Start of Compile
#Fri Dec 16 15:01:08 2005
Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005
Copyright (C) 1994-2005, Synp