代码搜索结果

[project] name=vz_ver4 netlist=d:\cpld_p~1\vz_ver4\vz_ver4.alb contents=vz_ver4 date=11/29/02 time=16:28:57 version=3.1.4.05.97 generics=MAX Type=F21i FndType=F3.1i top_level=schematic libr

# XST (Creating Lso File) : sreg8.lso # xst flow : RunXST sreg8.syr sreg8.prj sreg8.sprj sreg8.ana sreg8.stx sreg8.cmd_log sreg8.ngc sreg8.ngr # View RTL Schematic sreg8.ngr # XST (Creat

STYFILENAME=ddr2_eval.sty PROJECT=ddr2_eval ENTRY=Schematic/Verilog HDL WORKING_PATH=d:/ddr2_sdram/ddr_p_eval/ddr2/impl MODULE=ddr_sdram_mem_top TOP_FILE=../src/rtl/top/ecp2m/ddr_sdram_mem_top.v

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\Download\Thunder\文档\标准串口、模拟串口4位数码管74hc164动态显示\标准串口、模拟串口4位数码管74HC164动态显示\4位动态164.DSN Doc. no.: Revisi

ftce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl00 ftce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl01 cb4ce_mxilinx_cnt60 NULL

习题6 *SPICE Netlist generated by Advanced Sim server on 2010-5-25 16:33:29 *Schematic Netlist: R1 INPUT INV 10KΩ RF INV OUTPUT 100KΩ RL 0 OUTPUT 25KΩ XU1 0 INV VCC VEE OUTPUT UA741 V1 VCC 0 15

Fourier *SPICE Netlist generated by Advanced Sim server on 2006-12-2 20:12:44 *Schematic Netlist: V1KHz IN 0 DC 0 SIN(0 1 1KHz 0 0 0) AC 1 0 R1 0 OUT 1K XV1 IN 0 OUT 0 SQRVCO#0 .SAVE 0 IN OU

习题6 *SPICE Netlist generated by Advanced Sim server on 2010-5-25 16:33:29 *Schematic Netlist: R1 INPUT INV 10KΩ RF INV OUTPUT 100KΩ RL 0 OUTPUT 25KΩ XU1 0 INV VCC VEE OUTPUT UA741 V1 VCC 0 15

ftce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl00 ftce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl01 cb4ce_mxilinx_cnt60 NULL

ftce_mxilinx_cnt60 NULL J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl00 ftce_mxilinx_cnt60 schematic J:/projects/ISE/ISEexamples/wtut_sc/cnt60.vhf sub00/vhpl01 cb4ce_mxilinx_cnt60 NULL