代码搜索结果

找到约 10,000 项符合 Logic Analyzer 的代码

arm7tdmis_top.vhd

--**************************************************************************************************** -- Top entity for ARM7TDMI-S processor -- Designed by Ruslan Lepetenok -- Modified 12.02.2003

multiplier.vhd

--**************************************************************************************************** -- Multiplier for ARM core -- Designed by Ruslan Lepetenok -- Modified 12.02.2003 --*********

ssram.vhd

-- -- -- S S R A M i n t e r f a c e -- -- various components for ssrams -- library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; package SSRAM is component ssram_conn is gener

counter.vhd.bak

LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; ENTITY counter IS PORT (EN: IN STD_LOGIC; PULSE: IN STD_LOGIC; COUNT: OUT STD_LOGIC_VECTOR(3 downto 0); C: OU

clockmy.vhd

ibrary ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity clockmy is port(clk,over,reset:in std_logic; sclk,start,mclk:out std_logic; data:out std_logic_vector(23 dow

cordic.vhd

-- Description : root CORDIC source library ieee; library work; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; use work.all; entity cordic is

cla4.vhd

-- Description : 4 bit CLA library IEEE; library work; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use work.all; entity cla4 is port (

shiftamountreg.vhd

--**************************************************************************************************** -- Shifter control register for ARM7TDMI-S processor -- Designed by Ruslan Lepetenok -- Modifi

memoryremapper.vhd

--**************************************************************************************************** -- Memory remapper for ARM core simualtion -- Designed by Ruslan Lepetenok -- Modified 26.12.2

abusmultiplexer.vhd

--**************************************************************************************************** -- A bus multiplexer for ARM7TDMI-S processor -- Designed by Ruslan Lepetenok -- Modified 04.1