代码搜索结果
找到约 10,000 项符合
FPGA 的代码
条件赋值：使用多路选择器.txt
-- Conditional Signal Assignment with Multiple Alternatives
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsigm IS
PORT
(
条件赋值：使用多路选择器.vhd
-- Conditional Signal Assignment with Multiple Alternatives
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsigm IS
PORT
(
lattice.rsm
-inp "getpcmdata_map.ncd" -dir "d:/cpld/fpga/getpcm" -prj "getpcmdata" -gui -touch ngd -lpf "getpcmdata.lpf" -prf "getpcmdata.prf" -msg "Post-Map Design Floorplan"
条件赋值：使用多路选择器.vhd
-- Conditional Signal Assignment with Multiple Alternatives
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsigm IS
PORT
(
cmos_fifo.v
// cmos_fifo.v
//cmos_fifo_usb.
//use fpga to make a pccamera;befor usb(68013a),
///////////////////////
`timescale 1ns/100ps
module cmos_fifo_usb(
// clk,
ram_readme.txt
The following files were generated for 'ram' in directory
D:\Develop\PQS\FPGA\fft_test\fft_test_core\:
ram.edn:
Electronic Data Netlist (EDN) file containing the information
required to i
fft.xco
# BEGIN Project Options
SET flowvendor = Foundation_iSE
SET vhdlsim = True
SET verilogsim = True
SET workingdirectory = D:\Develop\PQS\FPGA\fft_test
SET speedgrade = -4
SET simulationfiles = Structura
条件赋值：使用多路选择器.vhd
-- Conditional Signal Assignment with Multiple Alternatives
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsigm IS
PORT
(
条件赋值：使用多路选择器.txt
-- Conditional Signal Assignment with Multiple Alternatives
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsigm IS
PORT
(
transcript
# Reading D:/Program/FPGA_software/ModelSim/tcl/vsim/pref.tcl
# // ModelSim SE 6.2b Jul 31 2006
# //
# // Copyright 2006 Mentor Graphics Corporation
# // All Rights Reserved.
# /