代码搜索结果

usb_dongle_fpga/src

usb_dongle_fpga/sw

usb_dongle_fpga/update

4位乘法器,vhdl--我们的技术是您的(o4icwin & wyouken)！ www.icwin.netAD [经验代码]->[FPGA 开发经验]->4位乘法器,vhdl 4位乘法器,vhdl 4位乘法器,vhdl

/* * lubbock.h: Lubbock specific defines */ #ifndef BLOB_ARCH_LUBBOCK_H #define BLOB_ARCH_LUBBOCK_H #include "blob/pxa.h" /* the base address were BLOB is loaded by the first stage loade

#-- Synplicity, Inc. #-- Version Synplify Pro 8.8.0.4 #-- Project file E:\wangqiuju\study\researchproject\FPGA\book_onFPGA\wireless-FPGA-design-code\Verilog-code\c12_0\12-2_0\match_rec\run_options.t

-- Copyright (C) 1991-2005 Altera Corporation -- Your use of Altera Corporation's design tools, logic functions -- and other software and tools, and its AMPP partner logic -- functions, and any o

m255 cModel Technology dd:\2006\fpga_design\mvbc3\mvbc3 vglbl I;3bdO6U;R_i?oXm0zZ=6m3 V]6_PH00iDgcD`AVz9`gA:0 dD:\2006\fpga_design\mvbc3\mvbc3 w1059855545 FC:/Xilinx/verilog/src/glbl.v L0 5 OX;L;5.7c;

This is the fpga implementation of the ARM processor. The memory configuration is the main change. The cache sizes had to be altered to fit into the standard Xilinx Virtex FPGA. This is designed to

This is the fpga implementation of the ARM processor. The memory configuration is the main change. The cache sizes had to be altered to fit into the standard Xilinx Virtex FPGA. This is designed to