代码搜索结果

//***************************************************************************** // DISCLAIMER OF LIABILITY // // This text/file contains proprietary, confidential // information of Xilinx, Inc., is d

//***************************************************************************** // DISCLAIMER OF LIABILITY // // This text/file contains proprietary, confidential // information of Xilinx, Inc., is d

Release 8.1i Map I.24 Xilinx Mapping Report File for Design 'seg' Design Information ------------------ Command Line : D:\Xilinx\bin\nt\map.exe -ise E:/FPGA/Exp4-Clock/seg.ise -intstyle ise -p xc2

Release 6.1i Map G.23 Xilinx Mapping Report File for Design 'seg' Design Information ------------------ Command Line : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc2v1000-fg456-6 -cm area -pr b -k

Project Navigator Auto-Make Log File ------------------------------------- Started process "Synthesize". ========================================================================= *

%fir1 implements the classical method of windowed linear-phase FIR digital %filter design [1]. It designs filters in standard lowpass,highpass, %bandpass, and bandstop configurations. By default t

Release 9.2i Map J.36 Xilinx Mapping Report File for Design 'generale' Design Information ------------------ Command Line : C:\Xilinx92i\bin\nt\map.exe -ise C:/Documents and Settings/Jernej/Deskto

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0}

Analysis & Synthesis report for RR Mon Aug 06 10:57:28 2007 Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1.