代码搜索:校正电路

找到约 10,000 项符合「校正电路」的源代码

代码结果 10,000
www.eeworm.com/read/161894/10358357

vhd debounce.vhd

--下层模块,防抖电路 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity debounce is port( key,cp:in std_logic; imp:out std_logic); en
www.eeworm.com/read/354000/10397622

c cpwm.c

PWM的产生使用c8051f022的PCA口,程序如下://///////直流电机驱动调试电路////////////// /////////moto_PWM.c////////////////////////// #include typedef unsigned int uint; typedef unsigned char uchar; typed
www.eeworm.com/read/469867/6928043

txt vhdl.txt

LIBRARY IEEE; --MCS251 单片机读/写电路 USE IEEE.STD_LOGIC_1164.ALL; ENTITY MCS_51 IS PORT( --与8031接口的各端口定义 P0: INOUT STD_LOGIC VECTOR (7 DOWNTO 0) ; --双向
www.eeworm.com/read/467401/7011839

c system.c

#include #include "system.h" // 根据电路板上晶振设置振荡器频率 #define OSCILLATOR_CLOCK_FREQUENCY 12000000 //in MHz unsigned int GetCclk(void) { // 获得实际处理器时钟频率 return OSCILLATOR_CLOCK_
www.eeworm.com/read/466360/7034406

vhd adcint.vhd

---ADC0809的采样控制电路; library ieee; use ieee.std_logic_1164.all; entity adcint is port( D : in std_logic_vector(7 downto 0); ---ADC0809的8位转换数据 CLK,EOC : in std_logic;
www.eeworm.com/read/459164/7279405

vhd trans_port.vhd

--异步发送电路VHDL程序。 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; entity trans_port is port (rst,start_write,clk,ETBE : in std_logic ; din : in std_logic_vector(7 downt
www.eeworm.com/read/199292/7869311

vhd cdkzq.vhd

-- 整个电路系统的VHDL源程序 --CDKZQ.VHD LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY CDKZQ IS PORT(CLK_IN:IN STD_LOGIC; CLR:IN STD_LOGIC; CHOSE_KEY:IN STD_LOGIC_VECTOR(1 DOWNTO 0);
www.eeworm.com/read/195720/8134050

c system.c

#include #include "system.h" // 根据电路板上晶振设置振荡器频率 #define OSCILLATOR_CLOCK_FREQUENCY 12000000 //in MHz unsigned int GetCclk(void) { // 获得实际处理器时钟频率 return OSCILLATOR_CLOCK_
www.eeworm.com/read/308387/13703138

txt 偶数倍频.txt

--偶数倍 分频电路 --分频倍数=2(n+1) LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_arith.all; USE ieee.std_logic_unsigned.all; entity test1 is port ( clkin:in std_logic; cl
www.eeworm.com/read/488679/6483514

c isd1730.c

/******************************************************************************* * 版权所有 (C)2007,深圳豪恩科技有限公司 * * 文件名称: ISD1730.C * 文件标识: * 内容摘要: ISD1730 程序 * 其它说明: IC:AT89S52,12MHz,ISD1730典型电路 *