搜索结果
找到约 82 项符合
synTHEsis 的查询结果
按分类筛选
- 全部分类
- VHDL/FPGA/Verilog (12)
- 其他书籍 (11)
- 可编程逻辑 (5)
- 系统设计方案 (4)
- 教程资料 (3)
- 电子书籍 (3)
- 其他嵌入式/单片机内容 (3)
- 其他 (3)
- 软件设计/软件工程 (3)
- matlab例程 (3)
- 技术资料 (3)
- 学术论文 (2)
- 技术书籍 (2)
- 嵌入式/单片机编程 (2)
- 微处理器开发 (2)
- VIP专区 (2)
- allegro (1)
- Genesis (1)
- Mentor (1)
- 单片机编程 (1)
- 软件工程 (1)
- Modem编程 (1)
- 文件格式 (1)
- Java编程 (1)
- DSP编程 (1)
- 通讯编程文档 (1)
- 操作系统开发 (1)
- 编译器/解释器 (1)
- BREW编程 (1)
- 单片机开发 (1)
- 数学计算 (1)
- 论文 (1)
- 笔记 (1)
- 教程 (1)
- 书籍 (1)
电子书籍 The emphasis of this book is on real-time application of Synopsys tools, used to combat various pro
The emphasis of this book is on real-time application of Synopsys tools, used
to combat various problems seen at VDSM geometries. Readers will be
exposed to an effective design methodology for handling complex, submicron
ASIC designs. Significance is placed on HDL coding styles,
synthesis and optimi ...
系统设计方案 本系统分电压测量和信号产生输出两大部分
本系统分电压测量和信号产生输出两大部分，电压测量部分以模拟电路为主，配合放大模块、A/D转化模块、显示模块；通过凌阳单片机进行数据处理，在误差允许范围内显示测量电压值。信号产生以直接数字式频率合成器(Direct Digital Frequency Synthesis,简称DDS或DDFS)为核心，经过AT89S52对DDS芯片内部进行控制，使之输出标准 ...
系统设计方案 频率合成技术在现代电子技术中具有重要的地位。在通信、雷达和导航等设备中
频率合成技术在现代电子技术中具有重要的地位。在通信、雷达和导航等设备中，它可以作为干扰信号发生器；在测试设备中，可作为标准信号源，因此频率合成器被人们称为许多电子系统的“心脏”。直接数字频率合成（DDS——Digital Direct Frequency Synthesis）技术是一种全新的频率合成方法，是频率合成技术的一次革命。本文 ...
其他书籍 Writing Analytically ( 6th Edition )
《分析性写作》，介绍言简意赅：
The popular, brief rhetoric that treats writing as thinking, WRITING ANALYTICALLY, Sixth Edition, offers a series of prompts that lead you through the process of analysis and synthesis and help you to generate original and well-developed ideas. The book's overall point ...
论文 锂硫电池隔膜
Lithium–sulfur batteries are a promising energy-storage technology due to their relatively low cost and high theoretical energy density. However, one of their major technical problems is the shuttling of soluble polysulfides between electrodes, resulting in rapid capacity fading. Here, we present ...
笔记 Vivado时序约束
Synopsys' widely-used design constraints format, known as SDC, describes the "design intent" and surrounding constraints for synthesis, clocking, timing, power, test and environmental and operating conditions. SDC has been in use and evolving for more than 20 years, making it the most popular and pr ...
教程 特别好的教程
特别好的教程特别好的教程
Research progress in synthesis and modification of polylactic acid Research progress in synthesis and modification of polylactic acid
技术资料 IEEE_Verilog_2001
The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing o ...
技术资料 电子书-RTL Design Style Guide for Verilog HDL540页
电子书-RTL Design Style Guide for Verilog HDL540页A FF having a fixed input value is generated from the description in the upper portion of
Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input,
and ’1’ is output when the START signal rises. Therefore, the FF da ...
技术资料 vivado集成开发环境时序约束介绍
本文主要介绍如何在Wado设计套件中进行时序约束，原文出自 xilinx中文社区。1 Timing Constraints in Vivado-UCF to xdcVivado软件相比于sE的一大转变就是约束文件，5E软件支持的是UcF（User Constraints file，而 Vivado软件转换到了XDc（Xilinx Design Constraints）。XDC主要基于SDc（Synopsys Design Constraints）标准 ...