IEEE_Verilog_2001

资 源 简 介

The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.

您 可 能 感 兴 趣 的

• IEEE Std 1364-2001 Standard Verilog hardware description language
• IEEE Std 1364.1-2002 IEEE Std. 1364.1 - 2002 IEEE Standard for Verilog Register Transfer Level Synth
• 完整的jpeg encoder verilog code,DCT部分採用1991 IEEE transection paper,利用skew circular convolution來實現精簡電路
• verilog ieee standard 2001
• IEEE standard Verilog HDL1364-2001.pdf Verilog 学习必备资料
• IIR code. IEEE STD 1364-1995 Verilog file: iir_par.v.
• verilog-ieee
• Verilog HDL数字设计与综合（第二版）
• Verilog编码中的非阻塞性赋值
• Verilog编码中的非阻塞性赋值