IEEE_Verilog_2001 - 免费下载
技术资料资源
文件大小:4410 K
💡 温馨提示:本资源由用户 kid1423 上传分享,仅供学习交流使用。如有侵权,请联系我们删除。
The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.