搜索：Logic Analyzer

找到约 496 项符合「Logic Analyzer」的查询结果

结果 496
热门搜索： STM32 FPGA PCB设计 电路图 51单片机 嵌入式 Arduino MATLAB Verilog Python
相关度 上传时间 下载量 查看数
共 496 条结果
按分类筛选
显示更多分类
https://www.eeworm.com/dl/663/292193.html VHDL/FPGA/Verilog

vhdl编写

vhdl编写，8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic E ...
下载 156
·
查看 1070
https://www.eeworm.com/dl/505/24382.html 电源技术

高效率,高密度,高电流应用的多相转换器

  As logic systems get larger and more complex, theirsupply current requirements continue to rise. Systemsrequiring 100A are fairly common. A high current powersupply to meet such requirements usually requires parallelingseveral power regulators to alleviate the thermals ...
下载 132
·
查看 1072
https://www.eeworm.com/dl/647/305071.html 嵌入式/单片机编程

cheetek方案的数码相框已经开始占据了相当大市场份额

cheetek方案的数码相框已经开始占据了相当大市场份额，了解其内部结构成为一种必要，这是它的原理图，对从事DPF开发的人员有很高的参考价值！请用pads logic 软件及其他相关打开浏览
下载 142
·
查看 1149
https://www.eeworm.com/dl/521413.html 源码

源代码LIBRARY IEEE USE IEEE

通用寄存器的部分代码 LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL ENTITY traffic IS PORT(clk,sm,sb:IN bit mr,my,mg,br,by,bg:OUT bit ) END traffic
查看 138
https://www.eeworm.com/dl/915510.html 技术资料

基于Petri 网的工作流逻辑化简规则的矩阵表示

Petri 网是一种很有效的模型描述语言，尤其适合描述工作流。[1]给出了基于Petri 网的工作流逻辑（WF_logic）化简规则，这里则借助矩阵及矩阵运算或矩阵上的初等变换来实现这些化简规
下载 9
·
查看 3028
https://www.eeworm.com/dl/allegro/20129.html allegro

Verilog编码中的非阻塞性赋值

  One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand ...
下载 70
·
查看 1212
https://www.eeworm.com/dl/Mentor/21525.html Mentor

Design Safe Verilog State Machine（Synplicity）

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperfor ...
下载 141
·
查看 1186
https://www.eeworm.com/dl/kbcluoji/40125.html 可编程逻辑

Verilog编码中的非阻塞性赋值

  One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand ...
下载 79
·
查看 1064
https://www.eeworm.com/dl/kbcluoji/40146.html 可编程逻辑

Design Safe Verilog State Machine（Synplicity）

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperfor ...
下载 20
·
查看 1253
https://www.eeworm.com/dl/646/237978.html 通讯编程文档

The present document specifies the CAMEL Application Part (CAP) supporting the fourth phase of the n

The present document specifies the CAMEL Application Part (CAP) supporting the fourth phase of the network feature Customized Applications for Mobile network Enhanced Logic. CAP is based on a sub-set of the ETSI Core INAP CS-2 as specified by ETSI EN 301 140 1 [26]. Descriptions ...
下载 94
·
查看 1118