搜索结果

找到约 2,706 项符合 Design 的查询结果
相关度 上传时间 下载量 查看数
共 2,706 条结果

按分类筛选

显示更多分类

allegro Verilog Coding Style for Efficient Digital Design

  In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All the ...
https://www.eeworm.com/dl/allegro/20110.html
下载: 168
查看: 1232

模拟电子 High-Speed Digital System Design

Introduce High-Speed Digital System Design.
https://www.eeworm.com/dl/571/20331.html
下载: 191
查看: 1153

Mentor Design Safe Verilog State Machine（Synplicity）

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/Mentor/21525.html
下载: 141
查看: 1186

无线通信 Rf And Microwave Power Amplifier Design（2005）

The main objective of this book is to present all the relevant informationrequired for RF and micro-wave power amplifier design includingwell-known and novel theoretical approaches and practical design techniquesas well as to suggest optimum design approaches effectively combininganalytical calcul ...
https://www.eeworm.com/dl/510/36010.html
下载: 69
查看: 1219

可编程逻辑 Verilog Coding Style for Efficient Digital Design

  In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All the ...
https://www.eeworm.com/dl/kbcluoji/40128.html
下载: 54
查看: 1059

可编程逻辑 Design Safe Verilog State Machine（Synplicity）

  One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
https://www.eeworm.com/dl/kbcluoji/40146.html
下载: 20
查看: 1253

电子书籍 Verilog Coding Style for Efficient Digital Design

Verilog Coding Style for Efficient Digital Design
https://www.eeworm.com/dl/cadence/ebook/107441.html
下载: 91
查看: 1126

其他嵌入式/单片机内容 kangyl_Pci_design_guide_30

kangyl_Pci_design_guide_30
https://www.eeworm.com/dl/687/125692.html
下载: 84
查看: 1020

VHDL/FPGA/Verilog Simulation and Synthesis Techniques for Asynchronous FIFO Design

Simulation and Synthesis Techniques for Asynchronous FIFO Design
https://www.eeworm.com/dl/663/136532.html
下载: 27
查看: 1378

VHDL/FPGA/Verilog James Armstrong VHDL Design , source code

James Armstrong VHDL Design , source code
https://www.eeworm.com/dl/663/139427.html
下载: 199
查看: 1058