搜索:Carry
找到约 77 项符合「Carry」的查询结果
结果 77
按分类筛选
- 全部
- 技术资料 (33)
- VHDL/FPGA/Verilog (8)
- 书籍 (7)
- 文章/文档 (3)
- 教程资料 (2)
- 可编程逻辑 (2)
- Linux/Unix编程 (2)
- matlab例程 (2)
- 系统设计方案 (2)
- 单片机编程 (1)
- 无线通信 (1)
- DSP编程 (1)
- 多媒体处理 (1)
- 其他 (1)
- 其他文档 (1)
- 其他书籍 (1)
- 模拟电子 (1)
- 压缩解压 (1)
- 编译器/解释器 (1)
- *行业应用 (1)
- 汇编语言 (1)
- 数据结构 (1)
- J2ME (1)
- 软件设计/软件工程 (1)
- VIP专区 (1)
https://www.eeworm.com/dl/644/232314.html
汇编语言
water temperature control system uses the Single Chip Microcomputer to carry on temperature real-tim
water temperature control system uses the Single Chip Microcomputer to carry on temperature real-time gathering and controling. DS18B20, digitized temperature sensor, provides the temperature signal by "a main line". In -10~+85℃ the scope, DS18B20’s inherent measuring accuracy ...
https://www.eeworm.com/dl/663/388867.html
VHDL/FPGA/Verilog
verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout inpu
verilog code
4-bit carry look-ahead adder
output [3:0] s //summation
output cout //carryout
input [3:0] i1 //input1
input [3:0] i2 //input2
input c0 //前一級進位
https://www.eeworm.com/dl/663/468781.html
VHDL/FPGA/Verilog
This is 8bit multiplier VHDL code. It s consist of full adder, ripple carry adder(4bit, 8bit) multip
This is 8bit multiplier VHDL code. It s consist of full adder, ripple carry adder(4bit, 8bit) multiplier 8bit, and test bench file. This is a unsigned type.
https://www.eeworm.com/dl/663/388874.html
VHDL/FPGA/Verilog
verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input
verilog code
16-bit carry look-ahead adder
output [15:0] sum // 相加總和
output carryout // 進位
input [15:0] A_in // 輸入A
input [15:0] B_in // 輸入B
input carryin // 第一級進位 C0
https://www.eeworm.com/dl/652/152316.html
文章/文档
Ripple Adder: 16-bit 全加,半加及ripple adder的设计及VHDL程序 Carry Look ahead Adder:4, 16, 32 bits 前置进位加法器的设计方
Ripple Adder: 16-bit 全加,半加及ripple adder的设计及VHDL程序
Carry Look ahead Adder:4, 16, 32 bits 前置进位加法器的设计方案及VHDL程序
Carry Select Adder:16 Bits 进位选择加法器的设计方案及VHDL程序
https://www.eeworm.com/dl/952217.html
技术资料
集成电路CD系列之CD4020
英文描述: 14-Stage Ripple Carry Binary Counters . 12-Stage Ripple Carry Binary Counters . 14-Stage Ripple Carry Binary Counters
中文描述: 14级波纹卡里二进制计数器。 12级波纹卡里二进制计数器。 14级波纹卡里二进制计数器
https://www.eeworm.com/dl/952229.html
技术资料
集成电路CD系列之CD4040
英文描述: 14-Stage Ripple Carry Binary Counters . 12-Stage Ripple Carry Binary Counters . 14-Stage Ripple Carry Binary Counters
中文描述: 14级波纹卡里二进制计数器。 12级波纹卡里二进制计数器。 14级波纹卡里二进制计数器
https://www.eeworm.com/dl/663/255170.html
VHDL/FPGA/Verilog
介绍了几种常用的乘法器的设计
介绍了几种常用的乘法器的设计,carry_save_mult,ripple_carry_mult等,压缩包中包含结构流程图,用verilogHDL语言,采用modelsim仿真验证
https://www.eeworm.com/dl/913805.html
技术资料
应用XC4000E中的专用进位逻辑
XC4000E CLBs contain dedicated, hard-wired carry logicto both accelerate and condense arithmetic
https://www.eeworm.com/dl/914701.html
技术资料
应用XC4000E中的专用进位逻辑
XC4000E CLBs contain dedicated, hard-wired carry logicto both accelerate and condense arithmetic