parity_verifier.v

来自「UART程序」· Verilog 代码 · 共 9 行

module parity_verifier(source,parity);
    input[7:0] source;
    output parity;
    wire p;
    assign p=^source;
    assign parity=~p;
    
endmodule