verify.log

自己实用Verilog编写的UART程序

cdlver completed successfully.

Design:                                 
Finished: Mon Apr 16 08:57:57 2007
Total CPU Time:     00:00:13            Total Elapsed Time: 00:00:14
                        o - o - o - o - o - o