__projnav.log

来自「非常优秀的CPLD源代码」· LOG 代码 · 共 1,813 行 · 第 1/5 页

LOG
1,813 行
字号
12345
  Number of warnings:   0Total memory usage is 39708 kilobytesWriting NGD file "IDE_EXT.ngd" ...Writing NGDBUILD log file "IDE_EXT.bld"...NGDBUILD done.Completed process "Translate".

Project Navigator Auto-Make Log File-------------------------------------



Started process "Synthesize".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling source file "IDE_EXT.v"ERROR:HDLCompilers:28 - IDE_EXT.v line 36 'SIDE_IORDY' has not been declaredERROR:HDLCompilers:28 - IDE_EXT.v line 46 'SIDE_INT' has not been declaredModule <IDE_EXT> compiledAnalysis of file <IDE_EXT.prj> failed.--> Total memory usage is 47756 kilobytesERROR: XST failedProcess "Synthesize" did not complete.
Project Navigator Auto-Make Log File-------------------------------------



Started process "Synthesize".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling source file "IDE_EXT.v"Module <IDE_EXT> compiledNo errors in compilationAnalysis of file <IDE_EXT.prj> succeeded. =========================================================================*                            HDL Analysis                               *=========================================================================Analyzing top module <IDE_EXT>.Module <IDE_EXT> is correct for synthesis. =========================================================================*                           HDL Synthesis                               *=========================================================================Synthesizing Unit <IDE_EXT>.    Related source file is IDE_EXT.v.WARNING:Xst:1306 - Output <SPCK> is never assigned.WARNING:Xst:1306 - Output <TIOA1> is never assigned.WARNING:Xst:1306 - Output <NPCS0> is never assigned.WARNING:Xst:1306 - Output <TWD> is never assigned.WARNING:Xst:647 - Input <NCS4> is never used.WARNING:Xst:1306 - Output <MOSI> is never assigned.WARNING:Xst:1306 - Output <PCK1> is never assigned.WARNING:Xst:1306 - Output <TWCK> is never assigned.WARNING:Xst:1306 - Output <MISO> is never assigned.Unit <IDE_EXT> synthesized.=========================================================================HDL Synthesis ReportFound no macro==================================================================================================================================================*                       Advanced HDL Synthesis                          *==================================================================================================================================================*                         Low Level Synthesis                           *=========================================================================Optimizing unit <IDE_EXT> ...Completed process "Synthesize".

Project Navigator Auto-Make Log File-------------------------------------

Started process "Translate".Release 6.1.03i - ngdbuild G.26Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -dd _ngo -uc IDE_EXT.ucf -p xc9500xl IDE_EXT.ngcIDE_EXT.ngd Reading NGO file "E:/AT91RM9200调研/PLD_SRC/IDE_EXT/IDE_EXT.ngc" ...Reading component libraries for design expansion...Annotating constraints to design from file "IDE_EXT.ucf" ...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Total memory usage is 39708 kilobytesWriting NGD file "IDE_EXT.ngd" ...Writing NGDBUILD log file "IDE_EXT.bld"...NGDBUILD done.Completed process "Translate".

Project Navigator Auto-Make Log File-------------------------------------



Started process "Synthesize".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling source file "IDE_EXT.v"Module <IDE_EXT> compiledNo errors in compilationAnalysis of file <IDE_EXT.prj> succeeded. =========================================================================*                            HDL Analysis                               *=========================================================================Analyzing top module <IDE_EXT>.Module <IDE_EXT> is correct for synthesis. =========================================================================*                           HDL Synthesis                               *=========================================================================Synthesizing Unit <IDE_EXT>.    Related source file is IDE_EXT.v.WARNING:Xst:1306 - Output <SPCK> is never assigned.WARNING:Xst:1306 - Output <TIOA1> is never assigned.WARNING:Xst:1306 - Output <NPCS0> is never assigned.WARNING:Xst:1306 - Output <TWD> is never assigned.WARNING:Xst:647 - Input <NCS4> is never used.WARNING:Xst:1306 - Output <MOSI> is never assigned.WARNING:Xst:1306 - Output <PCK1> is never assigned.WARNING:Xst:1306 - Output <TWCK> is never assigned.WARNING:Xst:1306 - Output <MISO> is never assigned.WARNING:Xst:1777 - Inout <DATA> is never used or assigned.Unit <IDE_EXT> synthesized.=========================================================================HDL Synthesis ReportFound no macro==================================================================================================================================================*                       Advanced HDL Synthesis                          *==================================================================================================================================================*                         Low Level Synthesis                           *=========================================================================Optimizing unit <IDE_EXT> ...Completed process "Synthesize".

Project Navigator Auto-Make Log File-------------------------------------

Started process "Translate".Release 6.1.03i - ngdbuild G.26Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -dd _ngo -uc IDE_EXT.ucf -p xc9500xl IDE_EXT.ngcIDE_EXT.ngd Reading NGO file "E:/AT91RM9200调研/PLD_SRC/IDE_EXT/IDE_EXT.ngc" ...Reading component libraries for design expansion...Annotating constraints to design from file "IDE_EXT.ucf" ...Checking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Total memory usage is 39708 kilobytesWriting NGD file "IDE_EXT.ngd" ...Writing NGDBUILD log file "IDE_EXT.bld"...NGDBUILD done.Completed process "Translate".
Started process "Fit".Release 6.1i - CPLD Optimizer/Partitioner G.26Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<0>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<1>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<2>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<3>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<4>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<5>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<6>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'DATA<7>'.  The input(s) are unused   after optimization. Please verify functionality via simulation.WARNING:Cpld:1007 - Removing unused input(s) 'NCS4'.  The input(s) are unused   after optimization. Please verify functionality via simulation.Considering device XC9572XL-10-VQ64.Flattening design..Timing optimizationTiming driven global resource optimizationGeneral global resource optimization........Re-checking device resources ...Mapping a total of 21 equations into 4 function blocksDesign IDE_EXT has been optimized and fit into device XC9572XL-10-VQ64.Completed process "Fit".
Started process "Generate Programming File".Release 6.1i - Programming File Generator G.26Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.Completed process "Generate Programming File".
Started process "Generate Timing".Release 6.1i - Timing Report Generator G.26Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.Path tracing .....The number of paths traced: 27.The number of paths traced: 55.Generating performance summary ...IDE_EXT.tim has been created.Generating Stamp model files IDE_EXT.mod, IDE_EXT.data ...IDE_EXT.mod has been created.IDE_EXT.data has been created.Completed process "Generate Timing".



Project Navigator Auto-Make Log File-------------------------------------



Started process "Synthesize".=========================================================================*                          HDL Compilation                              *=========================================================================Compiling source file "IDE_EXT.v"Module <IDE_EXT> compiledNo errors in compilationAnalysis of file <IDE_EXT.prj> succeeded. =========================================================================*                            HDL Analysis                               *=========================================================================Analyzing top module <IDE_EXT>.Module <IDE_EXT> is correct for synthesis. =========================================================================*                           HDL Synthesis                               *=========================================================================Synthesizing Unit <IDE_EXT>.    Related source file is IDE_EXT.v.WARNING:Xst:1306 - Output <SPCK> is never assigned.WARNING:Xst:1306 - Output <TIOA1> is never assigned.WARNING:Xst:1306 - Output <NPCS0> is never assigned.WARNING:Xst:1306 - Output <TWD> is never assigned.WARNING:Xst:1306 - Output <MOSI> is never assigned.WARNING:Xst:1306 - Output <PCK1> is never assigned.WARNING:Xst:1306 - Output <TWCK> is never assigned.WARNING:Xst:1306 - Output <MISO> is never assigned.WARNING:Xst:1777 - Inout <DATA> is never used or assigned.Unit <IDE_EXT> synthesized.=========================================================================HDL Synthesis ReportFound no macro==================================================================================================================================================*                       Advanced HDL Synthesis                          *==================================================================================================================================================*                         Low Level Synthesis                           *=========================================================================Optimizing unit <IDE_EXT> ...Completed process "Synthesize".
12345

__projnav.log - 源码说明

本页面展示了「非常优秀的CPLD源代码」中的 __projnav.log 源码文件，采用 LOG 编程语言编写，共 1,813 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与CPLD相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?