define.v
来自「SDRAM控制器的源代码打包下载」· Verilog 代码 · 共 24 行
V
24 行
/******************************************************************************** File Name: define.v* Version: 1.14* Date: Sept 9, 1999* Description: define global parameters** Company: Xilinx*** Disclaimer: THESE DESIGNS ARE PROVIDED "AS IS" WITH NO WARRANTY * WHATSOEVER AND XILINX SPECIFICALLY DISCLAIMS ANY * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR* A PARTICULAR PURPOSE, OR AGAINST INFRINGEMENT.** Copyright (c) 1998 Xilinx, Inc.* All rights reserved*******************************************************************************/`define ADDR_MSB 31`define DATA_MSB 31`define CYCLE 10`define HALF_CYCLE `CYCLE/2
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?