_primary.vhd

来自「verilog语言 实现5分频程序」· VHDL 代码 · 共 5 行

library verilog;
use verilog.vl_types.all;
entity counter_n_tb is
end counter_n_tb;