📄 heartbeat.tan.rpt
字号:
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; d1_reg[3] ; clk ; clk ; None ; None ; 2.155 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d3_reg[3] ; clk ; clk ; None ; None ; 2.079 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; d0_reg[3] ; clk ; clk ; None ; None ; 2.062 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; d2_reg[3] ; clk ; clk ; None ; None ; 2.061 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d1_reg[3] ; clk ; clk ; None ; None ; 1.977 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2_reg[2] ; d2_reg[2] ; clk ; clk ; None ; None ; 1.913 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; d0_reg[1] ; clk ; clk ; None ; None ; 1.902 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d2_reg[3] ; clk ; clk ; None ; None ; 1.888 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[1] ; d0_reg[0] ; clk ; clk ; None ; None ; 1.884 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d0_reg[3] ; clk ; clk ; None ; None ; 1.882 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d1_reg[2] ; d1_reg[2] ; clk ; clk ; None ; None ; 1.838 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[1] ; d1_reg[3] ; clk ; clk ; None ; None ; 1.832 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[2] ; d0_reg[0] ; clk ; clk ; None ; None ; 1.819 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[1] ; d2_reg[3] ; clk ; clk ; None ; None ; 1.741 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d1_reg[2] ; d1_reg[3] ; clk ; clk ; None ; None ; 1.737 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[1] ; d0_reg[3] ; clk ; clk ; None ; None ; 1.737 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[1] ; d3_reg[3] ; clk ; clk ; None ; None ; 1.726 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d0_reg[1] ; clk ; clk ; None ; None ; 1.722 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d3_reg[2] ; d3_reg[2] ; clk ; clk ; None ; None ; 1.674 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2_reg[2] ; d2_reg[3] ; clk ; clk ; None ; None ; 1.648 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[2] ; d0_reg[3] ; clk ; clk ; None ; None ; 1.637 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d1_reg[3] ; d1_reg[3] ; clk ; clk ; None ; None ; 1.493 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2_reg[3] ; d2_reg[2] ; clk ; clk ; None ; None ; 1.495 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d1_reg[3] ; d1_reg[2] ; clk ; clk ; None ; None ; 1.477 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; d0_reg[0] ; clk ; clk ; None ; None ; 1.470 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d3_reg[2] ; d3_reg[3] ; clk ; clk ; None ; None ; 1.411 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[0] ; d0_reg[0] ; clk ; clk ; None ; None ; 1.291 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[1] ; ms_reg[2] ; clk ; clk ; None ; None ; 1.287 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[1] ; ms_reg[0] ; clk ; clk ; None ; None ; 1.280 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; ms_reg[2] ; clk ; clk ; None ; None ; 1.228 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[3] ; d0_reg[2] ; clk ; clk ; None ; None ; 1.230 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[1] ; d0_reg[1] ; clk ; clk ; None ; None ; 1.225 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[2] ; ms_reg[0] ; clk ; clk ; None ; None ; 1.118 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d3_reg[3] ; d3_reg[2] ; clk ; clk ; None ; None ; 0.957 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; ms_reg[1] ; clk ; clk ; None ; None ; 0.880 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d0_reg[3] ; d0_reg[3] ; clk ; clk ; None ; None ; 0.874 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2_reg[3] ; d2_reg[3] ; clk ; clk ; None ; None ; 0.642 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d3_reg[3] ; d3_reg[3] ; clk ; clk ; None ; None ; 0.637 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[2] ; ms_reg[2] ; clk ; clk ; None ; None ; 0.454 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[1] ; ms_reg[1] ; clk ; clk ; None ; None ; 0.454 ns ;
; N/A ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; ms_reg[0] ; ms_reg[0] ; clk ; clk ; None ; None ; 0.454 ns ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
+--------------------------------------------------------------------+
; tco ;
+-------+--------------+------------+-----------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+-----------+-------+------------+
; N/A ; None ; 9.848 ns ; d0_reg[1] ; d0[1] ; clk ;
; N/A ; None ; 9.514 ns ; d0_reg[1] ; d3[1] ; clk ;
; N/A ; None ; 8.025 ns ; d0_reg[1] ; d1[1] ; clk ;
; N/A ; None ; 7.972 ns ; d1_reg[2] ; d1[2] ; clk ;
; N/A ; None ; 7.888 ns ; d0_reg[1] ; d2[1] ; clk ;
; N/A ; None ; 7.503 ns ; d0_reg[0] ; d1[0] ; clk ;
; N/A ; None ; 7.502 ns ; d1_reg[3] ; d1[3] ; clk ;
; N/A ; None ; 7.502 ns ; d0_reg[2] ; d0[2] ; clk ;
; N/A ; None ; 7.500 ns ; d2_reg[2] ; d2[2] ; clk ;
; N/A ; None ; 7.489 ns ; d3_reg[2] ; d3[2] ; clk ;
; N/A ; None ; 7.482 ns ; d0_reg[0] ; d0[0] ; clk ;
; N/A ; None ; 7.477 ns ; d2_reg[3] ; d2[3] ; clk ;
; N/A ; None ; 7.462 ns ; d0_reg[0] ; d3[0] ; clk ;
; N/A ; None ; 7.459 ns ; d0_reg[3] ; d0[3] ; clk ;
; N/A ; None ; 7.438 ns ; d0_reg[0] ; d2[0] ; clk ;
; N/A ; None ; 7.139 ns ; d3_reg[3] ; d3[3] ; clk ;
+-------+--------------+------------+-----------+-------+------------+
+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
Info: Processing started: Tue Oct 21 02:16:22 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off heartbeat -c heartbeat --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 276.01 MHz between source register "ms_reg[1]" and destination register "d0_reg[2]" (period= 3.623 ns)
Info: + Longest register to register delay is 3.386 ns
Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N29; Fanout = 4; REG Node = 'ms_reg[1]'
Info: 2: + IC(0.626 ns) + CELL(0.322 ns) = 0.948 ns; Loc. = LCCOMB_X2_Y13_N30; Fanout = 6; COMB Node = 'Equal0~52'
Info: 3: + IC(0.319 ns) + CELL(0.495 ns) = 1.762 ns; Loc. = LCCOMB_X2_Y13_N2; Fanout = 2; COMB Node = 'Add2~49'
Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.842 ns; Loc. = LCCOMB_X2_Y13_N4; Fanout = 2; COMB Node = 'Add2~51'
Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.300 ns; Loc. = LCCOMB_X2_Y13_N6; Fanout = 1; COMB Node = 'Add2~52'
Info: 6: + IC(0.812 ns) + CELL(0.178 ns) = 3.290 ns; Loc. = LCCOMB_X3_Y13_N24; Fanout = 1; COMB Node = 'd0_next[2]~93'
Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 3.386 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 4; REG Node = 'd0_reg[2]'
Info: Total cell delay = 1.629 ns ( 48.11 % )
Info: Total interconnect delay = 1.757 ns ( 51.89 % )
Info: - Smallest clock skew is 0.002 ns
Info: + Shortest clock path from clock "clk" to destination register is 2.864 ns
Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X3_Y13_N25; Fanout = 4; REG Node = 'd0_reg[2]'
Info: Total cell delay = 1.628 ns ( 56.84 % )
Info: Total interconnect delay = 1.236 ns ( 43.16 % )
Info: - Longest clock path from clock "clk" to source register is 2.862 ns
Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X2_Y13_N29; Fanout = 4; REG Node = 'ms_reg[1]'
Info: Total cell delay = 1.628 ns ( 56.88 % )
Info: Total interconnect delay = 1.234 ns ( 43.12 % )
Info: + Micro clock to output delay of source is 0.277 ns
Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clk" to destination pin "d0[1]" through register "d0_reg[1]" is 9.848 ns
Info: + Longest clock path from clock "clk" to source register is 2.862 ns
Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk~clkctrl'
Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X2_Y13_N5; Fanout = 10; REG Node = 'd0_reg[1]'
Info: Total cell delay = 1.628 ns ( 56.88 % )
Info: Total interconnect delay = 1.234 ns ( 43.12 % )
Info: + Micro clock to output delay of source is 0.277 ns
Info: + Longest register to pin delay is 6.709 ns
Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y13_N5; Fanout = 10; REG Node = 'd0_reg[1]'
Info: 2: + IC(3.889 ns) + CELL(2.820 ns) = 6.709 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'd0[1]'
Info: Total cell delay = 2.820 ns ( 42.03 % )
Info: Total interconnect delay = 3.889 ns ( 57.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
Info: Peak virtual memory: 123 megabytes
Info: Processing ended: Tue Oct 21 02:16:25 2008
Info: Elapsed time: 00:00:03
Info: Total CPU time (on all processors): 00:00:01
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -