heartbeat.fit.rpt

用VHDL编译的源代码

; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                                        ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Maximum number of global clocks allowed                            ; -1                             ; -1                             ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Preservation Settings                                                                 ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Name ; # Preserved Nodes ; # Nodes ; Preservation Level Requested ; Netlist Type Used      ; Hierarchy ;
+------+-------------------+---------+------------------------------+------------------------+-----------+
; Top  ; 0                 ; 55      ; Placement and Routing        ; Post-Synthesis Netlist ;           ;
+------+-------------------+---------+------------------------------+------------------------+-----------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/EEC 587 Rapid Digital System Prototyping/VHDL/lab7/heartbeat/heartbeat.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 25 / 18,752 ( < 1 % ) ;
;     -- Combinational with no register       ; 12                    ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 13                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 4                     ;
;     -- 3 input functions                    ; 8                     ;
;     -- <=2 input functions                  ; 13                    ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 13                    ;
;     -- arithmetic mode                      ; 12                    ;
;                                             ;                       ;
; Total registers*                            ; 13 / 19,649 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 13 / 18,752 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 2 / 1,172 ( < 1 % )   ;
; User inserted logic elements                ; 0                     ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 17 / 315 ( 5 % )      ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )        ;
; Global signals                              ; 1                     ;
; M4Ks                                        ; 0 / 52 ( 0 % )        ;
; Total memory bits                           ; 0 / 239,616 ( 0 % )   ;
; Total RAM block bits                        ; 0 / 239,616 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )         ;
; Global clocks                               ; 1 / 16 ( 6 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%          ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%          ;
; Maximum fan-out node                        ; clk~clkctrl           ;
; Maximum fan-out                             ; 13                    ;
; Highest non-global fan-out signal           ; d0_reg[0]             ;
; Highest non-global fan-out                  ; 9                     ;
; Total fan-out                               ; 105                   ;
; Average fan-out                             ; 1.78                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.